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1 Introduction
Large-area electronic devices commonly utilize Thin-Film Transistors (TFTs) as
pixel-addressing elements. The most important application is the Active-Matrix
Liquid Crystal Display (AMLCD) [1]. These displays are implemented in portable
computers, imaging and communication electronics, but also in desktop displays.
New types of displays with an active-matrix addressing scheme are under devel-
opment, such as Organic Light-Emitting Diode displays (OLED displays) [2,3].
Another field of TFT application are two-dimensional sensor arrays [4], com-
monly using amorphous silicon photodiodes. A flat X-ray detector for medical
imaging can be realized by coupling such a sensor array to a phosphor screen [5].
Hydrogenated amorphous silicon (a-Si:H) has been the dominating semicon-
ductor material used for TFTs as well as for other large-area applications, such as
thin-film solar cells. This is due to its suitable electronic properties [6] and the
fact that deposition methods are compatible with large glass substrates. However,
a drawback of a-Si:H is its metastability. This property implies that defects with
electronic states located in the silicon band gap are created under prolonged illu-
mination or carrier accumulation [7]. Thermal annealing above 150◦C recovers
the initial state. In the case of a-Si:H TFTs, prolonged gate-voltage application
leads to a voltage shift of the switching characteristics. This complicates their ap-
plication in electrical circuitry. In solar cells the metastability of a-Si:H leads to
a deterioration of the initial efficiency under illumination. Despite great endeavor
to better understand metastability and improve the stability of a-Si:H devices, the
microscopic mechanism of the defect-creation process remains elusive [8].
The deposition time for silicon films is a limiting factor for the throughput in
large-area device fabrication [1]. Therefore, there is a demand for high deposition
rates. Furthermore, a growing market potential for lightweight and flexible appli-
cations has pushed the industry towards flexible substrates, such as plastic foils.
Therefore, low substrate temperatures are required. Seeking for a semiconductor
material that fulfills these demands, having furthermore high electronic quality
with stable characteristics is the challenge for future thin-film semiconductor re-
search.
With this work we aim to contribute to these efforts. Before the particular
research topics are described, we introduce the basic principle of an AMLCD and
describe the TFT requirements for the application in the addressing circuitry.
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Figure 1.1: Cross-sectional view of an active-matrix liquid crystal display (not to scale,
reproduced from Ref. [1]).
1.1 Active-matrix liquid crystal display
Figure 1.1 shows the cross section of a part of an AMLCD. The basic compo-
nent is a Liquid Crystal (LC), which consists of rod-shaped polymer molecules.
It is confined between two glass plates, which are separated by spacers. The LC
molecules are forced by orientation layers either into a 90◦ (twisted nematic) or
270◦ (super-twisted nematic) structure. The outer surfaces of the two glass plates
are coated with linear polarizers with perpendicular orientations. For a display
either a back reflector or a back light is implemented. When unpolarized light
travels through the system, it is linearly polarized by the first polarizer. Subse-
quently, the plane of polarization is rotated by the twisted LC structure. This
rotation anables the light to pass also the second polarizer, hence, the system is
transparent in the non-activated state.
The inner surface of the glass substrate contains patterned pixel electrodes,
made of a transparent conductor, usually Indium-Tin-Oxide (ITO). The inner sur-
face of the front glass is uniformly covered with ITO acting as a common ground
electrode for all pixels. When a voltage is applied to a pixel, the LC molecules
align themselves parallel to the electric field, perpendicular to the surface of the
substrate. Consequently, the light polarization is not rotated anymore and the
crossed polarization filters result in light blocking. The pixel will appear black.
Grey levels are obtained with partial alignment of the molecules, by applying
voltages in the range of 1 – 5 V. For full-color displays red, green, and blue color
filters for individual pixels are implemented on the front glass.
The addressing of the individual pixel electrodes is facilitated by a matrix,
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Figure 1.2: The equivalent circuitry for the addressing matrix of an active-matrix liquid
crystal display.
which is included on the substrate. The equivalent circuitry for such a matrix is
drawn in Fig. 1.2. At each crossing point of row and column lines a TFT and a
pixel capacitor are positioned. The pixel capacitance Cp usually consists of the
capacitance of the LC pixel itself plus that of an additional storage capacitor.
During one frame the scan drivers shift through all rows sequentially, thereby
applying a gate-voltage pulse (Vg) to all TFTs of a certain row. The duration
of the pulse is given by the frame period and the number of rows, with Tg =
Tframe/Nrow. Considering a display with a frame rate of 60 Hz and a Video-
Graphics-Array (VGA) resolution with 480 rows, a value of Tg ≈ 35 µs is ob-
tained.1 During each gate pulse the video signal is applied to the columns. This
signal is applied as drain voltages Vd to all TFTs of the addressed row, charging
the individual pixel capacitors. Thereby, the TFT operates in the linear regime and
the total charge depends on the applied drain voltage. When the gate pulse shifts
to the next row, the TFTs switch to the off-state and the pixel charge is stored in
Cp. Different amounts of pixel charge, i.e. different pixel voltages, result in the
different grey levels.
1Large arrays can be divided in sub-arrays, to reduce Nrow per scan.
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1.2 Thin-film transistor requirements
The duration of the gate pulse requires both a fast enough response time of the
addressing grid as well as a high enough TFT on-current. This is necessary to
facilitate the charging of the pixel capacitors during one gate pulse. Assuming
Tg = 35 µs, Cp = 1 pF, and Vd = 5 V, it can be estimated that the on-current must
be above 10−6 A [9]. The field-effect mobility, necessary for TFTs to yield this
current, depends on the type and thickness of the gate insulator and the channel
dimensions. The latter values, in turn, depend on the design rules of the litho-
graphic process, the pixel pitch (determining the display resolution), and the fill
factor (determining the brightness). For AMLCDs with a pixel pitch of 200 –
300 µm typical channel widths and lengths are in the range of 20 – 40 µm and 5
– 10 µm, respectively. This requires field-effect mobilities above 0.5 cm2/Vs.
The maximum tolerable off-current of a TFT is given by the maximum charge
leakage out of the pixel capacitor during one frame, without a change of the grey
level. For the values given above and assuming 16 grey levels the off-current
is calculated to be below 10−12 A [9]. Thus, an on/off ratio of approximately
106 for voltages of typically Vg = 10 V and Vd = 5 V is required. This ratio is
independent of the specific TFT dimensions.
Amorphous silicon TFTs meet these demands, which is the reason for their
successful application in AMLCDs. The limited stability of a-Si:H is not an issue
for the utilization of a-Si:H TFTs as pixel-switching elements. This is due to the
relatively small duty cycle of the pulsed gate-voltage application.
In contrast, the requirements are different for the transistors in the column-
and row driver circuits. Conventional scan drivers for the gate addressing require
transistors with a field-effect mobility of around 10 cm2/Vs. The video-signal pro-
cessing in the data drivers demands even higher mobilities of above 100 cm2/Vs.
For both driver circuits a high device stability is essential, since the duty cycle is
much larger than that for pixel addressing. Therefore, most producers use Com-
plementary Metal-Oxide-Silicon (CMOS) circuitry based on crystalline silicon
for the drivers. However, the large amount of interconnects with the column and
row lines and the attachment to the glass substrate complicates the use of CMOS
circuitry, reducing the device reliability and increasing the production costs.
A thin-film silicon material that allows for on-glass integration of the periph-
eral driver circuitry would result in a considerable cost reduction. For this pur-
pose low-temperature polycrystalline silicon has been employed. It is obtained
by post-deposition treatments of amorphous films, e.g. crystallization by illumi-
nation with the strongly-absorbed light of an excimer laser [10,11]. Poly-TFTs
reach field-effect mobilities above 200 cm2/Vs [10,11] and are virtually stable
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upon gate-bias stress [12]. A drawback are the additional processing steps in the
fabrication of poly-TFTs, i.e. the silicon crystallization and the doping by ion
implantation. Furthermore, the inhomogeneity of film properties resulting in fluc-
tuations of TFT characteristics over the substrate are an issue.
Active-matrix displays with current-driven pixels require TFTs with a high
stability. The most prominent example is the OLED display. In contrast to the LC
pixels, which are ’passive’ elements representing grey filters for the transmitted
light, OLEDs need a continuous current supply. Small OLED displays nowa-
days utilize a passive addressing scheme without TFTs. For large OLED displays,
however, an active-matrix addressing scheme becomes necessary to minimize ca-
pacitive losses in the column and row lines. The circuitry layout is more complex
than that for an AMLCD. Generally it consists of two TFTs per pixel, of which
one is exposed to a continuous gate bias, hence requiring a high stability. Poly-
crystalline silicon is a possible material for this application [2]. Recent results
have shown that an advanced addressing circuitry with four TFTs per pixel allows
also for the application of a-Si:H TFTs [3].
1.3 Aim and outline of this thesis
For TFT with the requirements as mentioned above, the desired thin-film silicon
properties are, (1) a high stability, (2) a high carrier mobility, (3) a high depo-
sition rate, and (4) a low deposition temperatures. Thereby, directly deposited
silicon films are prefered over those obtained from post-deposition annealing, due
to the faster deposition process allowing, furthermore, for doping during layer
deposition.
In this work we primarily address the topics ’stability’ and ’deposition rate’.
Therefore, TFTs are deposited by techniques alternative to the conventionally
used radio-frequency Plasma-Enhance Chemical Vapor Deposition (rf-PECVD)
at 13.56 MHz. We use Very High Frequency PECVD (VHF-PECVD) and Hot-
Wire Chemical Vapor Deposition (HWCVD). Both of these techniques facilitate
silicon deposition at high rates [13]. We investigate bottom-gate a-Si:H TFTs,
thereby concentrating on the stability upon prolonged gate-bias application. The
TFTs are used as a diagnostic tool to study the stability of the silicon. Insight into
the metastable defect creation process in amorphous silicon is gained.
In Chapter 2 we introduce the two deposition techniques and the equipment
that is used to deposit silicon and silicon nitride (a-SiNx:H). The latter is used
as a gate dielectric. In addition, the experimental methods we used for film- and
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device characterization are explained.
Chapter 3 addresses the deposition and characterization of silicon films. The
deposition parameters and the properties of films used for TFTs are described. We
furthermore introduce the theoretical background for the electronic properties and
the metastability of a-Si:H, and derive the equations describing the defect creation
kinetics.
Chapter 4 treats silicon-nitride films. Device-grade N-rich a-SiN1.5:H is ob-
tained by PECVD. In addition, films are deposited by HWCVD. Since this is a
rather new technique for nitride films, little is known about the deposition pro-
cess and the material properties. We study the structural and electronic properties
of various HWCVD a-SiNx:H layers, thereby, aiming at an ’All-Hot-Wire-TFT’
with both the silicon and the silicon nitride deposited by HWCVD.
In Chapter 5, TFTs incorporating silicon and silicon-nitride films described
in the preceding chapters are presented. Also transistors with a thermally grown
SiO2 gate insulator are treated. The fabrication process for inverted-staggered
TFTs is described and the initial device properties are studied. The differences
between TFTs with a nitride and those with an oxide gate insulators are investi-
gated. This is done experimentally as well as theoretically by means of numerical
device modeling. Therefore, we used a defect distribution in the a-Si:H according
to the defect-pool model.
Chapter 6 addresses the stability of TFTs upon prolonged gate-bias applica-
tion. We use a method to quantify the device stability by deriving two unique
parameters describing the stability of a certain TFT. For a series of VHF-PECVD
deposited a-Si:H TFTs we find that the stability is related to the mechanical stress
in the silicon: a high compressive stress yields TFTs with a low stability. Very
high stabilities are found for TFTs with HWCVD silicon films, exhibiting an in-
creasing stability with increasing deposition temperature. Our conclusion is that
the dominating factor determining the stability is the medium-range order in the
amorphous network. A high ordering yields a high stability.
2 Experimental techniques
2.1 Layer deposition
In this section we describe the techniques and the equipment that was used for
silicon and silicon-nitride layer deposition.
2.1.1 Plasma-enhanced chemical vapor deposition
The most common technique to deposit silicon-based thin films at low substrate
temperatures over large areas is radio-frequency Plasma-Enhanced Chemical Va-
por Deposition (rf-PECVD). This technique is based on the dissociation of silicon-
containing source gases in an rf-plasma between two electrodes. The substrate is
attached to the grounded electrode. For the deposition of hydrogenated amor-
phous silicon (a-Si:H) generally pure silane (SiH4) or a mixture of silane and
hydrogen (H2) is used.
The source-gas species are dissociated by energetic electrons in the plasma
bulk, which lead to the production of silicon-containing radicals and hydrogen
radicals. According to a common growth model [14], SiH3 radicals are the main
precursors for deposition of device-grade a-Si:H. Radicals that diffuse towards
the film surface can attach to surface Si dangling bonds. It is essential that the
majority of dangling bonds is passivated by H, since this enhances the surface
mobility of growth precursors, which promotes the deposition of a compact film.
After a radical has bonded to the film surface, cross linking with neighboring
silicon atoms establishes a silicon network under release of hydrogen.
Hydrogen radicals are believed to etch strained Si–Si bonds, thereby improv-
ing the average bond strength in the silicon lattice. This is called chemical anneal-
ing. By using a high H2 dilution, heterogeneous silicon1 (het-Si:H) is deposited.
This material contains crystals with sizes in the range of a few nanometers to tens
of nanometers embedded in an amorphous matrix.
In addition to neutral species, also ions are produced in the plasma bulk. The
positive ions are accelerated towards the electrodes. This occurs in the plasma
sheaths, the regions with a high electric field between the plasma bulk, with a
1Also denoted ’microcrystalline’ or ’nanocrystalline’ silicon.
15
16 Chapter 2
positive potential, and the electrodes. The ion bombardment on the growing film
causes opposite effects with respect to the film quality. On the one hand, the re-
lease of energy when an ion is stopped and neutralized at the film surface enhances
the surface mobility of growth precursors and promotes the cross-linking process.
On the other hand, the implantation of energetic ions in the film results in defects.
The contribution of ions to the film growth results in a densification of the silicon
network and can lead to considerable compressive stress in a-Si:H layers [15].
Negative ions are confined by the sheaths to the plasma bulk. In the so-called
γ’ regime, generally at high pressures, negatively charged silicon-hydrogen clus-
ters are formed (’dust’). The a-Si:H films that are deposited in this regime tend
to have inferior structural properties, containing a considerable fraction of voids.
Compact (’device-grade’) films, in contrast, are usually deposited in the virtually
dust-free α regime, at low pressures and powers ([16] and Refs. therein).
In Sec. 3.4 we determine the mechanical stress in a series of a-Si:H films
deposited at different frequencies. The energy spectrum of the ions that reach
the substrate during deposition is determined predominantly by the plasma po-
tential and the sheath thickness. The plasma potential defines the maximum ion
energy. The sheath thickness influences the contribution of lower ion energies,
which are due to collisions of the ions with neutral species within the sheath.
HAMERS [15] showed that for conditions as used for a-Si:H deposition in the α
regime in a chamber identical to those we used,2 the thickness of the sheath at
the grounded electrode decreases from 4.4 mm to 2.8 mm when the frequency is
increased from 13.56 to 65 MHz. The plasma potential remains approximately
constant at 25 V. Hence, the maximum ion energy is approximately the same at
all frequencies, whereas the contribution of low-energetic ions decreases with in-
creasing frequency.
2.1.2 Hot-wire chemical vapor deposition
Hot-Wire Chemical Vapor Deposition (HWCVD) [17–20], also denoted catalytic-
CVD [21], has been developed in the past 15 years as a new technique for de-
positing silicon-based films. The source-gas molecules are dissociated at heated
filaments (1600 – 2000◦C), commonly made of tungsten or tantalum. It has been
found that SiH4 molecules are entirely dissociated into atomic Si and H in a cat-
alytic process on the filament surface [17]. Subsequently, gas-phase reactions lead
to the formation of growth precursors, such as SiH3 [22]. Due to the absence of
2For the study in Ref. [15] the electrode geometry, such as the ratio of the electrode surfaces,
which considerably influences the results, is exactly duplicated.
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an ion bombardment of the substrate, the growth process is expected to be differ-
ent from PECVD. It is speculated that in the absence of additional energy from
ions the chemical annealing by the atomic hydrogen reaching the film surface is
essential to establish a compact silicon network.
A drawback of HWCVD in comparison to PECVD is the heat radiation from
the wires, which complicates the realisation of substrate temperature below 200 –
300◦C. In addition, ’reproducibility’ is an issue: surface reactions of source-gas
species with the filament material can cause aging and changes in the catalytic
properties. The aging can, finally, lead to the breakage of the filament.
Advantages of HWCVD are the scalability to large areas [23] and the rela-
tively simple system requirements, e.g. no rf-generator is needed. The absence of
the ion bombardment is beneficial in that no defect creation related to ion impact
occurs. In the case of a-Si:H exceptional high deposition rates, typically more
than ten times higher than for PECVD, are obtained. In addition, HWCVD a-
Si:H films with both a low defect density and a low hydrogen content below 1
at.% [18] were presented. The superior stability of these films upon light soaking
[24,25] makes them attractive for the implementation in devices.
2.1.3 The ASTER system
The ASTER (Amorphous Semiconductor Thin-film Experimental Reactor) is an
ultra-high vacuum multi-chamber system, with four deposition chambers and a
load lock arranged around a central transport chamber. The background pressure
in the central chamber is below 10−7 Pa. In the deposition chambers it is below
10−6 Pa. A robot arm in the transport chamber is used to transfer the substrate
holder, for substrates with sizes up to 10 × 10 cm2, between individual chambers.
A more detailed description of the ASTER is given by MEILING [26].
For PECVD the deposition chambers are equipped with two electrodes. The
upper electrode is grounded. The substrate holder is pressed against it by a robotic
lift mechansim. The electrode can be heated, yielding substrate temperatures typ-
ically in the range of 200 – 400◦C. The powered electrode is positioned 27 mm
below the surface of the substrate, and has a diameter of 150 mm. The gas inlet is
positioned above the grounded electrode. The rf-power is coupled into the plasma
by one of two types of matching networks. A π-type matching network is used for
the deposition at a discharge frequency of 13.56 MHz, the frequency assigned to
industrial applications. In the Very High Frequency (VHF) regime, with discharge
frequencies of 30 – 70 MHz, an L-type matching network is used.
For HWCVD the lower part of a chamber including the powered electrode
can be exchanged with a hot-wire assembly. Two coiled tantalum filaments with a
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diameter of 0.5 mm are mounted horizontally parallel to each other. The filaments
have a length (in coiled state) of 120 mm and a distance of 50 mm from each
other. The substrate-filament gap is about 50 mm. During deposition the filaments
are resistively heated to 1900◦C. A shutter is positioned between the filaments
and the substrate. To prevent deposition during temperature stabilization with
heated filaments and in the presence of source gas, the shutter is closed. To start a
deposition the shutter is opened.
We used dedicated chambers for the plasma deposition of silicon nitride (a-
SiNx:H) and n+-doped a-Si:H. One chamber is exclusively used for the deposi-
tion of undoped a-Si:H by either PECVD or HWCVD. This is to minimize the
contamination with other atomic species.
2.1.4 The PASTA system
The PASTA (Process equipment for Amorphous Silicon Thin-film Applications)
is an ultra-high vacuum multi-chamber system with a central transport chamber
and a number of satellite chambers around it, which can be used for PECVD or
HWCVD deposition. The background pressure is around 10−6 Pa in all chambers.
Substrates with an area up to 10× 10 cm2 can be used. More details on the PASTA
are given by FEENSTRA [27].
Most HWCVD depositions discussed in this work were performed in the
PASTA, namely, the deposition of a-Si:H, het-Si:H and a-SiNx:H. The dimen-
sions and the configuration of the filaments, the substrate and the shutter are sim-
ilar to that in the ASTER. The chamber geometry, however, is considerably dif-
ferent, which can be expected to influence the hot-wire deposition process. Two
tantalum filaments were used for the deposition of a-Si:H and a-SiNx:H, and two
tungsten filaments for the deposition of het-Si:H. The gas inlet is positioned on
the same height as the filaments. The substrate temperature has been calibrated
as described in Ref. [27]. It is constant during deposition and is determined by
the heat radiation from both the filaments and the heater, which is placed at the
backside of the substrate outside of the vacuum. We estimate an absolute error of
approximately ± 20◦C.
The impurity concentration in a-Si:H films deposited with tungsten filaments
(1900◦C) at a rate of 2 nm/s was found to be below the detection limits [27]: 3 ×
1017 cm−3 for oxygen and carbon, and 1016 cm−3 for tungsten.
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2.2 Thin-film characterization
2.2.1 Composition and bonding configuration
To determine the atomic composition of silicon and silicon-nitride films, Ru-
therford Backscattering Spectrometry (RBS) and Elastic Recoil Detection (ERD)
were used. Both techniques are based on the measurement of the energy spectrum
of ions which leave the material when a MeV ion beam hits the layer.
For RBS we used a 2.4 MeV He+ beam, produced in a 3 MV single-ended Van
de Graaff Generator. The primary ion beam was perpendicular to the layer surface.
The energy of the backscattered He ions was measured under a fixed angle. From
this spectrum the mass of scattering centers with a mass larger than that of He can
be calculated by applying the laws of energy and momentum conservation. From
simulated RBS spectra, fitted to experimental spectra, we determine the N/Si ratio
in various a-SiNx:H layers.
In the case of ERD the ion beam hits the sample under a grazing angle. A
small fraction of the atoms in the layer are elastically recoiled in forward direction.
Atoms that are lighter than the primary ions are detected. The film composition is
calculated from their energy spectrum. Concentration depth profiles are obtained
by taking into account the energy loss (’stopping’) of the primary ions and the
recoiled ions in the layer material [28].
Oxygen depth profiles for hot-wire deposited a-SiNx:H were obtained by us-
ing a 50 MeV Cu9+ beam, produced in a 6 MV Van de Graaff Tandem Generator.
To determine the H-content in various silicon-nitride films a 2.4 MeV He+ beam
was used. The compositions were calculated by comparing the ERD spectra of
samples with those of an a-SiNx:H reference sample with known composition.
The bonding configuration in a-Si:H and a-SiNx:H was determined by Fourier-
Transform Infrared Spectroscopy (FTIR). A Digilab FTS-40 equipped with a
liquid-nitrogen cooled HgCdTe detector was used to measure the infrared trans-
mission in the wavenumber range of 400 – 4000 cm−1 with a resolution of 4
cm−1. Samples consisted of 0.1 – 1 µm thick films on polished highly-resistive
c-Si wafers.
The absorption coefficient α(ω) was calculated after background subtraction
and corrections for incoherent reflections in the substrate-film system [29] and
coherent multiple internal reflections in the film [30].
The FTIR spectra of a-Si:H and a-SiNx:H exhibit a number of absorption
peaks corresponding to vibration modes of dipolar bonds in the material, such as
Si–H or N–H. These peaks are fitted with Gaussians. The integrated absorption of
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a peak corresponding to a certain mode i is calculated according to
Ii =
∫
α(ω)
ω
dω (2.1)
In the case of dense (’device-grade’) a-Si:H, the hydrogen is exclusively bonded
as isolated Si–H yielding absorption peaks at 630 cm−1 and at 2000 cm−1, cor-
responding to the SiH rocking mode and the SiH stretching mode, respectively.
In contrast, in a-Si:H with a poor microstructure containing microvoids, the hy-
drogen is also bonded as dihydrides (SiH2) and/or as Si–H on internal surfaces.
The stretching vibrations of these configurations contribute to an additional peak
around 2090 cm−1. As a figure of merit for the structural quality of an a-Si:H
film, the microstructure parameter R∗ is commonly defined as
R∗ =
I2090
I2000 + I2090
(2.2)
For ’device-grade’ material with a low void fraction R∗ is below 0.1.
The density of bonded hydrogen in a-Si:H is calculated from the rocking mode
as NH = A630 · I630, using a proportionality constant of A630 = 2.1× 1019 cm−2
[31]. In a few cases we use the stretching mode to calculate the hydrogen density,
with NH = A2000 · I2000 and A2000 = 9.0 × 1019 cm−2 [31]. To calculate the
relative H-content (CH) the density of Si atoms was assumed to be NSi = 5 ×
1022 cm−3. The error in absolute concentration is estimated to be lower than 15
%. Relative errors in the comparison of films from deposition series are expected
to be much smaller.
2.2.2 Opto-electronic properties
The optical properties of a-Si:H were determined by VIS spectroscopy on 100 –
500 nm thick layers deposited on Corning glass. From reflectance and transmit-
tance measurements the thickness, the refractive index and the optical band gap
were calculated by an iterative procedure using the computer code OPTICS [32].
The optical properties of silicon-nitride layers were determined by spectral
ellipsometry. This was done in an energy range of 1.5 – 5 eV using an ISA Jobin-
Yvon phase-modulated ellipsometer. Simulated spectra were fitted to the experi-
mental data obtained from single a-SiNx:H films on polished c-Si substrates.
To determine the defect density (Nd) and the Urbach energy (E0) of a-Si:H
films, the sub band gap absorption was measured by means of the Constant Pho-
tocurrent Method (CPM). In the energy regime where the absorption coefficient
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is small, so that αdSi  1 with dSi the film thickness, the secondary photocurrent
under monochromatic illumination and under application of a voltage V is given
in good approximation by
Iph(E) = K · V · (1−R) · α(E) · φph(E) · ηµτ(E), (2.3)
with φph(E) the flux of photons with an energy E, η the quantum efficiency, µ
the carrier mobility, and τ the carrier lifetime. The constant K is defined by the
sample geometry. R is the reflectance of the sample.
Since the lifetime is a function of the recombination rate of free carriers, it
is dependent on the occupation of recombination centers and the density of free
carriers. Both are constant in good approximation if the photocurrent is kept con-
stant. Assuming a constant τ , Eq. 2.3 yields
α(E) =
K ′
φph(E)
, (2.4)
with an energy-independent constant K′. This equation forms the basis for CPM.
Samples consist of intrinsic a-Si:H films with thicknesses between 0.5 and
1.5 µm deposited on Corning glass. Coplanar metal contacts were evaporated on
top. For monochromatic illumination, the light from a halogen lamp was filtered
with band-pass filters. By using a set of filters, photon energies in the range of 0.8
– 2.2 eV were obtained. A calibrated c-Si/c-Ge photo diode was used to measure
the photon flux.
CPM measurements were performed at room temperature in vacuum in DC-
mode, i.e. with a continuous illumination and voltage. For the smallest photon en-
ergy the light intensity was chosen to give a photocurrent being 5 – 10 times larger
than the dark current. Since the intensity of transmitted and reflected light could
not be measured in our set-up, the term (1 - R) in Eq. 2.3 is assumed constant.
Due to interferences within the film, however, this is not exact. The interference
fringes in experimental spectra (Fig. 3.5) can, in first approximation, be averaged
out.
The CPM spectra were scaled to absolute absorption spectra obtained from
VIS spectroscopy. The Urbach energy is determined from the slope of a least-
squares fit with a straight line in the range of 1.4 – 1.6 eV. The defect density was
determined from the absorption coefficient at 1.4 eV, as obtained by extrapolating
a linear fit to data in the range of 0.9 – 1.3 eV. The defect density was calcu-
lated from α1.4 by using a proportionality constant of 1016 cm−2. This value was
derived from calibration experiments with Electron Spin Resonance (ESR) [33].
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2.2.3 Microscopy
The surface morphology of a-SiNx:H layers deposited on polished c-Si wafers
was determined by Atomic Force Microscopy (AFM) under ambient conditions.
Measurements were performed with a Digital Instruments Nanoscope III, using
a Si3N4 tip. Surface scans over an area of 10 × 10 µm2 were performed in the
contact mode. The root-mean-square (rms) roughness was derived as the standard
deviation of the height data.
To visualize the cross section of films, cross-sectional Transmission Electron
Microscopy (XTEM) was used. Samples with a-SiNx:H deposited on polished
c-Si wafers were prepared by glueing two films with their surfaces on top of each
other, and subsequently sawing, polishing, and thinning them by ion milling. The
final cross-section samples have a thickness of typically  100 nm. Bright-field
images as shown in Fig. 4.8 were made with a Philips CM10 (100 kV) electron
microscope.
2.2.4 Mechanical stress
The mechanical stress in thin films was determined from the curvature of ultra-flat
thin glass substrates (Schott D263), with films of a thickness of df < 400 nm. The
curvature was measured with a Dektak profilometer by scanning over a length
of 40 mm. For substrate deflections smaller than the substrate thickness ds, and
homogeneous and uniformly thick films, Hooke’s generalized law applies, and the
deflection δ at a distance ρ from the center of the substrate is that of a parabola
δ = 3 · σ · 1− νs
Es
· df
d2s
· ρ2, (2.5)
with νs = 0.208 and Es = 7.29 × 1010 Pa the Poisson ratio and Young’s modulus
of the glass substrate, respectively, and σ being the mechanical stress in the film.
Due to the mismatch of the thermal expansion coefficient of the substrate and
the film (αs − αf), thermal stress σth is built up during cooling down the sample
from the deposition temperature Tdep to the temperatures at which the stress is
measured Tmeas. This is expressed by
σth =
Ef
(1− νf) · (αs − αf) · (Tdep − Tmeas), (2.6)
with αs = 7.2 × 10−6 K−1 and αf = 4 × 10−6 K−1 for the substrate and an
a-Si:H film, respectively, and νf = 0.2 for the Poisson ratio of a-Si:H. Young’s
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Figure 2.1: Experimental set-up to measure I–V and C–V characteristics, shown in a
configuration to measure a TFT on a common-gate substrate (heavily doped c-Si wafer).
modulus was assumed as Ef = 140 GPa for PECVD and HWCVD a-Si:H films
with 8 – 12 at.% hydrogen [34,35]. To calculate the intrinsic stress σi, the thermal
stress is subtracted from the total stress, with σi = σ − σth.
For a series of a-Si:H samples Raman spectroscopy was used to cross-check
the trend in the mechanical stress as derived from the substrate curvature. For this
purpose, the peak position of the transverse-optic mode (ωTO) was determined. It
was reported [36] that ωTO increases with increasing mechanical stress in the film.
We measured the Raman spectra of a-Si:H films deposited on glass substrates.
The layers were illuminated with a laser having a wavelength of 514.55 nm. The
probing depth of light of this wavelength is about 50 nm in a-Si:H films.
2.3 Device characterization
Current-voltage (I–V) and capacitance-voltage (C–V) measurements on Thin-Film
Transistors (TFTs) and Metal-Insulator-Semiconductor (MIS) structures were per-
formed in a set-up as schematically drawn in Fig. 2.1. Sample were measured in
ambient within a grounded metal box providing electrical and optical shielding. A
metal chuck was used to make good thermal and electrical contact to the devices.
The chuck temperature can be controlled in a range between room temperature
and 300◦C. For an exact temperature measurement, a thermocouple was placed
on the sample next to the device under study. We estimate an error of approxi-
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mately 1◦C.
I–V measurements were performed with a Keithley 238 High-Current Source
Measure Unit, supplying voltages in the range of−110 to +110 V. The current can
be measured in a range of 10−14 to 10−1 A, with a noise level at 10−13 A. For C–
V measurements we used an Agilent HP 4284A Precision LCR Meter supplying a
signal frequency in the range of 20 Hz to 1 MHz and a voltage in the range of−40
to +40 V. All instruments are connected to a computer via a data bus, facilitating
automated measurement procedures.
To measure TFT characteristics, the source contact was grounded. The Keith-
ley SMU was used to apply the drain-to-source voltage (Vd) and measure the
source-to-drain current (Id). The gate-to-source voltage (Vg) was provided by the
LCR meter. For TFTs with the substrate as common gate, Vg was applied to the
chuck (see Fig. 2.1). To measure the characteristics of TFTs with patterned gate
contacts on glass substrates, Vg was applied with a contact probe from the top.
Generally, TFT characteristics were measured at a temperature of 20◦C. In the
case of the stressing series as discussed in Sec. 6.3 and Secs. 6.4.1 – 6.4.3, the
transfer characteristics to determine the threshold voltage after each stressing step
were measured at the stressing temperature by fast sweeps at a rate of 1 V/s.
3 Silicon films
3.1 Introduction
Thin-film silicon prepared at low deposition temperatures is a technologically at-
tractive semiconductor material. It is applied in a broad variety of large-area de-
vices, such as Active-Matrix Liquid Crystal Displays (AMLCDs) and thin-film
solar cells. Hydrogenated amorphous silicon (a-Si:H) films are commonly de-
posited by Plasma-Enhanced Chemical Vapor Deposition (PECVD) at tempera-
tures of 200 – 300◦C. Microcrystalline silicon, in this work also denoted heteroge-
nous silicon (het-Si:H), consists of a mixture of the amorphous and the crystalline
phases. As a new technique for depositing a-Si:H and het-Si:H films at high depo-
sition rates Hot-Wire Chemical Vapor Deposition (HWCVD) has been developed
in the past 15 years [21,17–20].
Amorphous silicon is by far the most extensively studied and applied thin-film
silicon. In this chapter we discuss the theoretical background of the a-Si:H prop-
erties that are most relevant for the application in Thin-Film Transistors (TFTs),
namely the electronic density-of-states and the metastability. An extensive de-
scription of the properties and applications of a-Si:H can be found, e.g., in the
book by STREET [6].
To deposit a-Si:H and het-Si:H films we used both techniques PECVD and
HWCVD. Plasma a-Si:H films were deposited with discharge frequencies be-
tween 13.56 and 70 MHz. We aimed at device-grade material with comparable
electronic properties, but different mechanical stress. In Sec. 6.3 the stress in the
a-Si:H layers is correlated to the stability of TFTs incorporating these films. Hot-
wire deposited a-Si:H and het-Si:H layers were investigated with regard to their
application in TFTs. Emphasis was put on the influence of the substrate tempera-
ture on the structural and electronic properties.
3.2 Electronic density-of-states of a-Si:H
Amorphous silicon consists of a continuous random network, in contrast to the
periodic structure of crystalline silicon (c-Si). No long-range order is present,
whereas short-range order exists, with the Si atoms arranged in the same tetrahe-
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Figure 3.1: Schematic diagram of the one-electron DOS distribution of intrinsic a-Si:H
according to the defect-pool model.
dral configuration as in c-Si. The Si–Si bond-angle and bond-length fluctuations
in a-Si:H, however, lead to difference between the amorphous and the crystalline
structure, which are crucial for the opto-electronic properties.
Resembling the concept as used for crystalline semiconductors, the a-Si:H
Density-Of-States (DOS) distribution is divided into the extended states of the
valence band and the conduction band, and the localized states within the band
gap. This is schematically drawn in Fig. 3.1. It is generally believed that at the
band edges of the valence band and the conduction band, Ev and Ec respectively,
the mobility of charge carriers drops abruptly over several orders of magnitude.
The energy difference Ec − Ev, the so-called ’mobility gap’, is typically around
1.8 eV at room temperature.
For a disordered network, as that of a-Si:H, a considerably high density of
strained Si–Si bonds, also denoted Weak Bonds (WBs), is unavoidable. The elec-
tronic states of WBs are located in the band tails, with densities decaying ex-
ponentially from the band edges towards mid gap. For device-grade amorphous
silicon the characteristic energies (= inverse slopes) areEv0 ≈ 50 meV andEc0 ≈
25 meV for the valence-band tail (Urbach tail) and the conduction-band tail, re-
spectively.
In addition to weak silicon bonds, a random network contains unterminated
bonds, denoted Dangling Bonds (DBs). In the DOS diagram they appear as
strongly localized defect states in the mobility gap. DBs are amphoteric, i.e.
they can be occupied by zero, one, or two electrons, which results in a positive,
neutral, or negative charged state, respectively. Dangling bonds are effective re-
combination centers and, hence, they reduce the lifetime of the free carriers. In
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unhydrogenated amorphous silicon the defect density is far too high to use this
material for conventional electronic devices. In hydrogenated amorphous silicon,
containing typically around 10 at.% hydrogen, the vast majority of defects are
passivated with hydrogen by forming Si–H bonds. This reduces the defect density
substantially to typically 1016 cm−3.
According to the ’weak-bond dangling-bond conversion model’ [37,38], DBs
can emerge from the dissociation of WBs, with their states located in the valence-
band tail. Based on this model and the assumption that DBs are formed with
a range of energies (the defect pool), the defect DOS distribution was calculated
within defect-pool models [39–42]. According to these models, it consists of three
peaks, denoted Dn, Di, and Dp (solid curves in Fig. 3.1). These peaks correspond
to the density of defects that have been formed in negative, neutral, or positive
charged state, respectively. The defect equilibration occurs above the equilibration
temperature of T∗ ≈ 500 K [43]. The contribution of each peak critically depends
on the position of the Fermi level at T = T∗. For Ef being close to Ec, the Dn
peak is exponentially larger than the Di and Dp peaks. For Ef being close to Ev,
the Dp peak is larger than the Di and Dn peaks. In intrinsic a-Si:H, with Ef near
mid gap, all three peaks are present with approximately four times more charged
than neutral defects [42]. At temperatures below T∗, the defect density is ’frozen-
in’.1 The occupation of defect states with electrons is given by the occupancy
functions for the three charged states, as given in the Appendix.
In a field-effect device, such as a TFT, the one-electron DOS is probed [40].
It corresponds to the number of electrons filling up the states when Ef is swept
through the band gap from the valence-band tail towards the conduction-band tail.
When an electron falls into a neutral (singly occupied) DB, the energy of this state
is increased by an amount U , which is the correlation energy for DBs. In other
words, the total energy of both electrons in a DB is an amount U higher than the
sum of the one-electron energies. Typical values for U are in the range of 0.2 –
0.4 eV [6]. This results in three additional peaks (dashed curves in Fig. 3.1), yield-
ing six peaks in total merging to a more or less flat one-electron DOS distribution
for intrinsic a-Si:H. The Fermi level is positioned just above mid gap, leading to
slightly n-type characteristics of nominally undoped a-Si:H.
3.3 Metastability of a-Si:H
Hydrogenated amorphous silicon is metastable: A considerable amount of dan-
gling bonds is created under light-soaking or prolonged carrier accumulation. As
1Here, we neglect metastable defect formation, which is subject of the next section.
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a consequence, the density of defect states changes, even below the equilibra-
tion temperature. The defect DOS distribution cannot be calculated in a straight-
forward manner by a model as described in the previous section, since the defects
are not created in thermodynamic equilibrium.
Metastability has a great impact on the applicability of a-Si:H films in elec-
tronic devices, e.g. it limits the reliability of TFTs and reduces the initial efficiency
of solar cells. Therefore, this effect has been attracting much attention since its
discovery in 1977. STAEBLER and WRONSKI [44] found that the photo- and the
dark conductivity of intrinsic a-Si:H films decrease upon prolonged illumination
and recovers upon annealing at temperatures above 150◦C. They suggested that a
light-induced increase in the defect density leads to a reduced free-carrier lifetime,
later referred to as the Staebler-Wronski Effect (SWE) [44,45]. More evidence for
metastable changes in the defect density were obtained from defect-spectroscopic
techniques, such as photothermal deflection spectroscopy, the constant photocur-
rent method, and deep level transient spectroscopy ([6] and Refs. therein).
The observed changes in the opto-electronic properties are associated with
structural modifications of the silicon network. This was first demonstrated by
DERSCH et al. [46] by Electron Spin Resonance (ESR) measurements on a-Si:H,
showing that the SWE is correlated with an increase in the density of paramagnetic
(neutral) dangling bonds.
Defect creation in a-Si:H has also been observed as an effect of carrier ac-
cumulation in field-effect devices [47–49]. Apparently, an excessive number of
charge carriers, or, in other words, a shift of Ef towards one of the band edges,
leads to defect creation. Thereby, electron accumulation generally results in cre-
ation of negative defects in the lower half of the band gap, whereas hole accu-
mulation results in creation of positive defect in the upper half. It is found that
light-soaking, during which both types of carrier are generated, results in the cre-
ation of neutral defects close to mid gap.
3.3.1 Defect-creation kinetics
The first comprehensive kinetic model for light-induced defect creation in a-Si:H
was presented in 1985 by STUTZMANN, JACKSON and TSAI [50]. It is based
on the assumption that non-radiative direct recombination of electron-hole pairs
provides the energy for the defect formation. This explains the weak temperature
dependence, with a low activation energy of around 0.04 eV. Furthermore, the
model predicted the t1/3 time dependence for the defect-density increase under
light-soaking.
In contrast, defect creation under accumulation of a single type of carriers, as
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it is the case in a TFT, is thermally activated. The time-dependence of the density
of created defects ∆Nd has been described with a stretched-exponential function
(SE), according to [51,49]
∆Nd(t) ∝ exp[−(t/τ)β ], (3.1)
with a weakly temperature dependent dispersion parameter β ≈ 0.5. The time
constant τ was found to be thermally activated, according to
τ = 1/ν0 · exp[EA/kBT ], (3.2)
with an activation energy EA ≈ 1 eV, and ν0 being the ’attempt-to-escape’ fre-
quency, which is typically around 1010 s−1 [50,49].
The SE time dependence can be ascribed to dispersive defect creation. This
process implicates a distribution of energy barriers. For a phenomenological de-
scription, the energy-configuration diagram of a two-level system is depicted in
Fig. 3.2. It consists of an ’annealed state’, representing annealed silicon with a low
defect density, and a ’defect-rich state’. Transitions between these configurations
are thermally activated. Thereby, individual defect-creation or removal processes
have different energy barriers (solid curves). Assuming a process from left to
right in Fig. 3.2 being WB→ DB conversion and the WB energy representing the
energy barrier, the most strained WBs with their states located in the low-density
region of the valence-band tail can be associated with the lowest energy barriers.
As a consequence of the inherent disorder of the amorphous network, the barrier
heights are distributed in energy. Apparently, an exponential barrier distribution is
reasonable for a-Si:H, since also the band-tail states are exponentially distributed,
which also originate from the network disorder. The barrier distribution can be
written as
N(E) ∝ exp[(E − Emax)/kBT0]. (3.3)
Emax is the maximum barrier height. kBT0 is the slope of the barrier-height dis-
tribution, which is related to the network ordering. Hence, it can be expected to
be related to the slope of the valence-band tail Ev0.
For dispersive defect creation with a barrier distribution as given in Eq. 3.3,
the defect-creation rate can be described by the differential equation [51,52]
d∆Nd
dt
∝ −[nbt(t)]α · t
β−1
τβ
. (3.4)
Here, nbt is the density of accumulated carriers in band-tail states. The dispersion
parameter is defined as β = T/T0.
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Figure 3.2: Energy-configuration diagram of the conversion of a-Si:H from an annealed
state to a defect-rich state. Solids curves show the situation under carrier accumulation,
while the dashed curve indicates the (maximum) energy barrier without accumulation.
Several authors found considerable deviation from the linear relationship be-
tween the defect-creation rate d∆Ndb/dt and the band-tail carrier density nbt
[7,53,54,34]. Therefore, the phenomenological parameter α was introduced to
account for the observed super-linearity [54]. Solving Eq. 3.4 with α = 1 yields
the SE function as given in Eq. 3.1, whereas with α > 1, Eq. 3.4 yields a modified
form of the SE function [54,34]
∆Nd(t)
n0bt
= 1−
(
1 + (t/τ)β
)−1/(α−1)
(3.5)
This function was also referred to as ’stretched hyperbola’ (SH) [34]. It is a more
general form to describe defect-creation kinetics in a-Si:H under accumulation of
carriers with an initial density of n0bt.
In the following, we treat electron accumulation. Processes are analogous
in the case of hole accumulation. It is argued that under accumulation, electron
trapping into a defect-creation site, e.g. a WB, provides a fraction of the energy
required for defect creation [7]. The energy gain from an electron falling from a
conduction-band-tail state into the state of a defect-formation site is [7]
∆ = Ef − Ed, (3.6)
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thereby, assuming that the Fermi level Ef is above Ed, the thermal (0/-) transition
energy for dangling bonds [7]. This is generally the case under electron accumu-
lation. The effective dangling-bond formation energy Edb then reads
Edb = Eform −∆, (3.7)
withEform the formation energy for a neutral dangling bond. The value ofEform is
determined by the microscopic details of the defect-creation process as discussed
below.
Regarding the occupation of the annealed and the defect-rich state in Fig. 3.2,
two temperature regimes can be defined. At temperatures above T∗, the thermal
energy is large enough to overcome the barriers and, thus, allows for thermal equi-
librium. The occupation of both states is, hence, given by their energy difference.
We assume that DBs are created in pairs, as is the case in most microscopic mod-
els. Then, the energy difference between the annealed and the defect-rich state is
2(Eform−∆) (solid curves in Fig. 3.2). Without carrier accumulation, ∆ vanishes
(dashed curve in Fig. 3.2). Rapid thermal quenching experiments on a-Si:H layers
yielded 2Eform ≈ 0.3 eV and T ∗ ≈ 500 K [43]. From this it becomes clear that a
lower energetic position of the defect-rich state under carrier accumulation leads
to an equilibrium occupation with more defects.
At temperatures below T∗ the kinetics for the re-occupation process is limited
by the energy barriers, which leads to the time dependence as given in Eq. 3.5. In
line with Ref. [7], we assume that the maximum energy barrier Emax is reduced
by ∆ (Fig. 3.2). This means that not only the equilibrium occupation, but also
the defect-creation kinetics depend on ∆. According to Eq. 3.6, ∆ is linear in Ef ,
which, in turn, can be calculated under electron accumulation from
nbt =
∫ Ec
0
ffd(E,Ef) · gc · exp[E − Ec
Ec0
]dE, (3.8)
with ffd being the Fermi-Dirac occupancy function, and gc the density-of-states
at Ec. Ec0 is the slope of the conduction-band tail. From this equation, applying
T = 0 statistics, we can derive the relation
Ef ∝ ln(nbt) (3.9)
The temperature dependence ofEf can be described by the statistical shift [55,56]:
Ef ∝ −γT , with γ ≈ 4 × 10−4 eV/K at Ef ≈ Ec− 0.2 eV.
This shows that the reduction ∆ of the maximum energy barrier Emax in-
creases logarithmically with increasing nbt, and decreases linearly with increas-
ing temperature.
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3.3.2 Defect annealing
Thermal annealing of a-Si:H which is in the ’defect-rich state’, generally recovers
the initial ’annealed state’. The defect density is reduced to the initial value. As in
the case of defect creation, this process follows a SE time dependence [51]. It is
tempting to conclude that defect annealing is simply the inverse process of defect
creation (from right to left in Fig. 3.2), thereby, following the reverse microscopic
pathway. However, the typical attempt-to-escape frequency for defect annealing
is ν0 ≈ 1013 s−1 [54], which is quite different from ν0 ≈ 1010 s−1 as found for
defect creation. Activation energies are in the range of 1.1 – 1.5 eV, regardless
whether the defects were formed by light-soaking [50,57] or by carrier accumu-
lation [58,57]. For defects that were created in thermal equilibrium (T  T∗),
the distribution of activation energies exhibits a sharp peak at around 1.5 eV [58].
These values are substantially higher than the activation energies for defect cre-
ation under carrier accumulation (EA ≈ 1 eV). The different ν0 and EA suggest
that different processes are responsible for defect creation and defect annealing.
The shape and position of the distribution of activation energies for annealing
depends on the temperature at which defects were formed. Higher temperatures
result in higher energies, or, in other words, defects that have been created at high
temperatures, require high annealing temperatures or longer annealing times. A
common explanation for this is that defect creation results in a network configura-
tion that is not relaxed, hence, the defect-formation energy Eform is larger than it
would be in thermal equilibrium. After defect formation, the amorphous network
(slowly) relaxes, and the defect energy level settles down [54]. This is indicated
schematically in Fig. 3.2 by the dotted curves. Defect formation in thermal equi-
librium allows for immediate network relaxation, yielding the highest possible
annealing activation energies around 1.5 eV.
Taking into account such network-relaxation processes, we can now under-
stand why the inverse reaction is not possible. Spatial network rearrangements
block the reversal of the microscopic defect-creation processes.
3.3.3 Microscopic models
During the past 20 years a wide variety of microscopic models for the metasta-
bility of a-Si:H has been proposed, ranging from early impurity-related models to
the recently proposed ’hydrogen-collision model’ [59,60]. An overview over dif-
ferent models can be found in the article of BRANZ [60]. However, most of these
microscopic models either cannot explain the full range of metastable effects in-
cluding the temperature dependent kinetics of defect creation and annealing, or
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they are in contradiction to other experimental results [8].
Here, we briefly discuss models which are based on the ’weak-bond dangling-
bond conversion’ process [37]. This is one of the first models that was pro-
posed [46], and has been the most accepted one in the past 10 years.
JACKSON et al. [7,52] suggested that hydrogen diffusion towards WBs is
the mechanism which governs the kinetics of defect creation and annealing [52].
Their results were based on the striking similarities of the SE kinetics of defect
creation and annealing to that of dispersive hydrogen diffusion in a-Si:H. It was
proposed that H stabilizes the DB configuration by saturating one of the two cre-
ated DBs, thereby, preventing the inverse reaction DB → WB [46,52]. An al-
ternative model was proposed by CRANDALL [61], who ascribed the SE kinetics
to the distribution of WB binding energies in an ensemble of local WB-breaking
events. This process can still involve hydrogen, e.g. a silicon back-bonded hydro-
gen atom (Si–H) can switch around and bind to one of the created DBs, thereby,
stabilizing the new configuration. Opposed to JACKSON’s model, however, the
defect-creation kinetics were proposed to be limited by the WB-dissociation pro-
cess only. A combination of these two models was suggested to account for the
differences in the kinetics of defect creation and defect annealing [54], as dis-
cussed in the previous section. Thereby, the defect creation at temperatures below
about 150◦C is a local process with the WB energy limiting the kinetics, follow-
ing the idea of CRANDALL, whereas defect annealing at higher temperatures was
explained with long-range H diffusion as proposed by JACKSON.
Microscopic insight is obtained from ESR measurements done on PECVD a-
Si:H [62], showing that DBs are more than 4 A˚ away from the nearest H. This is
in contradiction to the simple picture of H moving into the bond-centered site of
a WB. Therefore, new or modified models have been developed addressing this
problem [60,63,64].
To date, the role of hydrogen during the weak-bond breaking is still controver-
sial. There have been reports that a-Si:H with a low H-content is more stable than
H-rich material [24]. In hot-wire deposited a-Si:H, the hydrogen was found to be
distributed highly inhomogeneously with H clusters and H deficient regions [65].
The reduced SWE, hence the higher stability of these films was suggested to be
related to a higher network ordering in the H deficient regions [66].
However, no direct experimental method has been capable of revealing the
microscopic details of a-Si:H metastability. The role of the hydrogen and the
structural ordering remain elusive.
34 Chapter 3
Figure 3.3: Deposition rate rd and microstructure parameter R∗ of PECVD a-Si:H films
deposited with different discharge frequencies at a plasma power of 10 W.
3.4 Plasma-deposited a-Si:H films
Amorphous silicon layers were deposited by PECVD in the ASTER system. As
source gas, a mixture of silane (SiH4) and H2, with flow rates of Φ(SiH4) =
Φ(H2) = 30 sccm, was used. The substrate temperature amounted to 250◦C for
all depositions.
For a-Si:H layers to be used in TFTs, we aimed at deposition in the α regime
at low deposition rates, since the structural and electronic properties of such lay-
ers are generally superior to those obtained in the γ’ regime (’dusty plasma’) at
higher deposition rates [16,15]. Figure 3.3 shows the deposition rate and the mi-
crostructure parameter R∗ versus total pressure for films deposited with a plasma
power of 10 W (56.5 mW/cm2) and discharge frequencies in the range of 13.56
– 70 MHz. For individual curves the abrupt increase of both parameters with
increasing pressure marks the transistion from the α- to the γ’ regime. As can
be seen, the transition shifts towards lower pressures with increasing plasma fre-
quency. This is in line with results of VAN SARK et al. [67]. In order to remain
in the α regime when depositing with higher frequencies, we reduced the total
pressure. It is, furthermore, observed that the deposition rate in the α regime is
generally higher for higher frequencies. This is the reason why we reduced the
plasma power for higher frequencies, aiming at a deposition rate of around 0.2
nm/s (in the film center) for all discharge frequencies used in this study.
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Figure 3.4: Infrared absorption spectra of the films listed in Table 3.1. Curves are shifted
vertically for clarity.
The deposition parameters and film properties of a-Si:H films which are ap-
plied in TFTs are listed in Table 3.1. All films have a band gap of Etauc = 1.77
±0.01 eV and a refractive index of n2eV = 4.27 ±0.06. The indicated variation
represents the spread in data of different films.
The FTIR absorption spectra of these films, shown in Fig. 3.4, are typical for
a-Si:H with a compact structure. Hydrogen is primarily bonded in monohydride
configuration, as evident from the SiH rocking and stretching modes at 630 and
2000 cm−1, respectively. From the integrated absorption of the stretching mode
we determined an H-content (CH) between 11 at.% and 12 at.%, slightly increas-
ing with decreasing frequency. A small contribution from silicon dihydrides (Si–
H2) or Si–H on internal surfaces is found, such as a peak at 870 cm−1 from Si–H2
bending. A very small shoulder at 2090 cm−1 is present, however, the value of
R∗ is less than 0.05.
We also determined the mechanical stress in a-Si:H films, deposited with a
thickness of 150 – 320 nm on ultra-flat thin glass substrates (Schott D263), from
the substrate curvature as described in Sec. 2.2. To obtain the intrinsic stress σi,
a Young’s modulus of Ef = 140 GPa was used, typical for a-Si:H containing
12 at.% hydrogen [34]. The stress component from the mismatch of the thermal
expansion coefficients of substrate and film was subtracted. The resulting intrinsic
(compressive) stress of the films σi ranges between 255 and 540 MPa. We estimate
an error of ±50 MPa, mainly due to the thickness inhomogeneity of the a-Si:H
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PECVD a-Si:H
f (MHz) 13.56 30 50 70
p (Pa) 40 30 20 10
P (mW/cm2) 57 40 28 11
rd (nm/s) 0.20 0.13 0.17 0.27
CH (at.%) 11.9 11.7 11.4 10.7
σi (MPa) +540 +255 +450 +360
ωTO (cm−1) 483.0 481.9 483.4 482.7
Table 3.1: Deposition parameters and material properties of the a-Si:H films which are
applied in TFTs.
films.
The origin of compressive stress in plasma a-Si:H is generally ascribed to the
ion bombardment during deposition. The ion energy enhances the surface mobil-
ity of growth precursors, and promotes the Si–Si cross-linking process, necessary
to obtain a dense network. Excessive ion energy leads to ion implantation to a
depth of a few mono-layers underneath the surface. This surplus of Si atoms re-
sult in a material densification and compressive stress [15]. Important parameters
influencing the ion energy spectrum are the plasma frequency and the gas pres-
sure [15]. In our case the variation in σi is due to the variation in the ion energy
and flux, caused by the use of the different frequencies and pressures.
It was reported that an increasing mechanical stress in a-Si:H results in a
shift of the transverse-optic (TO) mode in Raman spectra towards higher wave
numbers [36]. Therefore, we measured the Raman spectra of the same a-Si:H
layers that were used for the stress measurements. The advantage of Raman spec-
troscopy, in contrast to the mechanical stress measurement by the beam-bending
method, is that local material properties are probed. The technique is hence not
sensitive for thickness inhomogeneities, present in our films. We estimated an rel-
ative accuracy for the peak position ωTO of ±0.5 cm−1. Comparing the relative
variations in σi- and ωTO data shows reasonable agreement (Table 3.1).
3.5 Hot-wire-deposited silicon films
3.5.1 Amorphous silicon
We deposited a-Si:H films by Hot-Wire Chemical Vapor Deposition (HWCVD)
using two heated tantalum filaments to decompose the silane source gas. Films
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Figure 3.5: CPM spectra of 1.5 µm thick HWCVD a-Si:H films deposited at differ-
ent substrate temperatures. The data (not corrected for interference fringes) is scaled to
data obtained from VIS-spectroscopy measurements on 200 – 300 nm thick films (dashed
curves).
have been deposited in the PASTA system with substrate temperatures of Ts =
250◦C and 430◦C. A substrate temperature of 340◦C was used for depositions in
the ASTER system. The deposition parameters and the film properties are given
in Table 3.2.
We observed that films are more compact when deposited at higher Ts. This
is reflected in a number of material parameters, such as the increasing refractive
index n2eV, and the decreasing microstructure parameter R∗, indicating a smaller
fraction of H being bonded in dihydride (SiH2) configuration or on internal sur-
faces of voids. Both the total H-content and the band gap Etauc decrease. The
mechanical stress σi changes from tensile to compressive with increasing Ts.
We measured the defect density Nd and the Urbach energy E0 by CPM (Fig.
3.5). Both values tend to decrease with increasing Ts, showing improving elec-
tronic properties. The 340◦C sample has slightly higher Nd and E0 than could
be expected when comparing to the two samples prepared in the PASTA. This is
probably due to the lower silane flow rate and/or the different chamber geometry
of the ASTER.
In order to exclude effects from the thickness dependence of film properties,
we performed CPM measurements on 0.5, 1.0, and 1.5 µm thick films of the
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HWCVD a-Si:H het-Si:H
Ts (◦C) 250 340 430 450 510
Tfil (◦C) 1750 1900 1900 1840 1900
Φ(SiH4) (sccm) 90 60 90 10 10
Φ(H2) (sccm) 0 0 0 150 150
p (Pa) 2 2 2 10 10
rd (nm/s) 1.0 1.4 1.7 0.8 0.8
CH (at.%) 12 8.3 8.0 — 2.0
R∗ 0.25 0.2 0.1
n2eV 4.16 4.29 4.36
Etauc (eV) 1.80 1.78 1.74
Nd (cm−3) 1016 1.5 × 1016 7 × 1015
E0 (meV) 54 54 50
σi (MPa) −160 +85 +170
Table 3.2: Deposition parameters and material properties of HWCVD silicon. Heteroge-
neous silicon contains crystallites. Positive (negative) values for σ i denote compressive
(tensile) mechanical stress. The defect density Nd and the Urbach energy E0 were deter-
mined by CPM.
340◦C type. This is particularly important when comparing the FTIR and CPM
results, measured on thick layers, with TFT properties, such as the field-effect
mobility and the stability, for which only the channel material in a thin layer
close to the interface with the gate dielectric is relevant. The CPM data showed
no significant thickness dependence. Thus, it appears justified to correlate the
electrical properties of thick films to TFT properties, even though we can not
definitely conclude that the a-Si:H in the channel region has the same Nd and E0
values as in the bulk, as measured by CPM.
3.5.2 Heterogeneous and polycrystalline silicon
Silicon films containing crystalline inclusions were deposited in the PASTA by
using a mixture of 7 % silane in H2 gas. Tungsten filaments at 1840◦C and 1900◦C
were utilized in the same configuration as for deposition of a-Si:H. The substrate
temperatures were 450◦C and 510◦C, respectively. The deposition parameters are
summarized in Table 3.2.
Layers deposited with a high filament temperature (1900◦C) have been stud-
ied by cross-sectional Transmission Electron Microscopy (XTEM) [68,69]. The
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material is predominantly amorphous containing cone-shaped crystallites, which
nucleated in close proximity to the substrate. Thin films (< 400 nm) as used for
bottom-gate TFTs, were denoted as ’heterogeneous silicon’ (het-Si:H), and have
an H-content of CH = 2 at.% [68].
Deposition with a lower filament temperature (1840◦C) resulted in a higher
nucleation density of crystals after an approximately 80 nm thick amorphous in-
cubation layer [69]. In thick films (> 500 nm) the crystals coalesce and form an
entirely crystalline material. Such films were denoted as polycrystalline silicon
(Poly2) [70].
Both types of silicon were incorporated as 250 nm thick films in bottom-
gate TFTs. Since the channel is predominantly amorphous, these transistors have
amorphous-like characteristics. In contrast, top-gate TFTs with thick Poly2 films
(0.5 – 1.5 µm), in which the channel is in the crystalline phase near to the surface,
have more crystalline-like properties (Sec. 5.7).
3.6 Summary
To summarize, we deposited a-Si:H layers by PECVD with frequencies in the
range of 13.56 – 70 MHz at a substrate temperature of 250◦C. Layers with a
compact structure were deposited in the α regime at a deposition rate of 0.2 nm/s.
The mechanical (compressive) stress in the films was determined.
Furthermore, a-Si:H layers were deposited by HWCVD at substrate temper-
atures in the range of 250 – 430◦C. Generally, the structural and electronic prop-
erties improve with increasing temperature. Heterogeneous silicon films were de-
posited at substrate temperatures above 450◦C by using hydrogen-diluted silane
gas. High depositions rates between 0.8 and 1.7 nm/s were achieved for all hot-
wire layers.

4 Silicon-nitride films
4.1 Introduction
For Thin-Film Transistors (TFTs) a gate-dielectric film with a high structural and
electronic quality is required. The deposition temperature must be below about
500◦C, to be applicable in large-area electronic devices on glass substrates, such
as flat-panel displays. For devices on flexible (plastic) substrates, as presently
under development, even lower temperatures are demanded (< 150◦C). The chal-
lenge is to develop a gate dielectric with sufficient quality, which can be deposited
at these comparatively low temperatures.
Hydrogenated amorphous silicon nitride (a-SiNx:H) has been proven to be
a suitable material. It can be deposited by Plasma-Enhanced Chemical Vapor
Deposition (PECVD), the same technique as used for amorphous silicon (a-Si:H).
In bottom-gate TFTs a-Si:H is deposited on top of a-SiNx:H and the conductive
channel is formed at the a-Si:H/a-SiNx:H interface. Therefore, smooth a-SiNx:H
films with a low electronic trap density and a high breakdown field strength are
required. Since PECVD a-SiNx:H exhibits these properties, it is nowadays widely
applied as the gate insulator in TFTs.
We developed PECVD a-SiNx:H films deposited at 400◦C using silane (SiH4)
and ammonia (NH3) as the source gases. In the first part of this chapter, the
growth mechanism and the material properties of these films are discussed. In
more detail, we study the properties of N-rich silicon nitride (a-SiN1.5:H). These
layers are implemented as gate insulators in bottom-gate TFTs.
In the second part, we describe the deposition and the properties of a-SiNx:H
deposited by Hot-Wire Chemical Vapor Deposition (HWCVD). With this new
material we aim at an ’All-Hot-Wire TFT’, with all silicon-based layers deposited
by HWCVD. Other applications, however, are possible, such as the passivation of
semiconductor devices.
4.2 Plasma-deposited silicon nitride
Silicon-nitride gate insulator layers are most commonly deposited by rf-PECVD
at deposition temperatures between 200◦C and 400◦C. Such films are amorphous
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with an H-content of typically CH = 15 – 30 at.% (see [71] for a review). This
is substantially higher than the values of 2 – 3 at.% for stoichiometric Si3N4, as
deposited by Low-Pressure CVD (LPCVD) at temperatures of 800 – 900◦C [72].
It has generally been agreed that for optimal TFT performance, such as a
high field-effect mobility and low charge injection into the nitride under gate-bias
stress, N-rich a-SiNx:H (x > 1.33) has to be used [73–78]. Such films have a high
band gap with a low trap density, and a high breakdown field strength.
4.2.1 Deposition
We deposited PECVD a-SiNx:H films in the ASTER system with a discharge fre-
quency of 50 MHz. As source gases we used silane and ammonia. The substrate
temperature amounted to 400◦C. With this relatively high temperature we aimed
at a material with a high thermal stability. This is necessary when the silicon layer
on top of the nitride layer is deposited at a high substrate temperature, as the case
in some of our TFTs.
The predominant growth precursors in the plasma deposition of N-rich a-
SiNx:H from silane and ammonia are aminosilanes Si(NH2)n64.1 This has been
found by mass-spectrometry studies [79]. The aminosilane molecules are formed
in the gas phase from silane and ammonia radicals. Due to a higher dissocia-
tion energy of NH3, the formation of ammonia radicals requires a higher energy
of electrons in the plasma than that needed for the formation of silane radicals.
Therefore, a high plasma power and a high source-gas ratioR = Φ(NH3)/Φ(SiH4)
are crucial to create an excess of ammonia radicals [80]. Only under these cir-
cumstances the vast majority of silane radicals become nitrided, preventing the
formation of Si–Si bonds in the film. Films with a high density of Si–Si bonds
have poor electronic properties, as discussed in the subsequent section.
For an optimal process, all silicon species are fully nitrided, yielding tetra-
aminosilane according to [80]
SiH4 + 4NH3 −→ Si(NH2)4 + 4H2. (4.1)
This gas-phase reaction describes the abstraction of the four H atoms from a silane
molecule and replacing them by NH2 groups.
Si(NH2)4 molecules adsorb on the film surface with a low sticking coefficient,
which promotes the growth of a dense and compact film [80]. One possible reac-
1This is different from the deposition using SiH4 and N2, in which it is believed that no Si–N
precursors are formed in the gas phase, but the the Si–N bonds are established in the film.
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Figure 4.1: Infrared absorption spectra of device-grade a-SiN 1.5:H (solid, Sec. 4.2.2) and
a-SiNx:H deposited with a plasma power of 5 W (compare Fig. 4.2). For wavenumbers
in the range of 1400 – 4000 cm−1 the spectra are enlarged with a factor 5.
tion leading to a-SiNx:H deposition is ammonia abstraction [80]:
3Si(NH2)4 −→ Si3N4 + 8NH3. (4.2)
This reaction describes a process at the surface or in the sub-surface region of the
growing film. NH2 groups are split-off from the Si atom, reacting with H from
nearby N–H bonds, thereby, forming NH3 which leaves the film. In this process
Si and N can cross-link. The efficiency of the reaction is expected to depend on
the substrate temperature. High temperatures promote NH3 abstraction and thus
reduce both the N- and the H-contents. Low temperatures, on the other hand, lead
to high N- and H-contents. In this case, three H atoms are expected to be incorpo-
rated for each excess N atom.
In order to find optimized deposition parameters for silicon-nitride gate insu-
lators, we prepared two series of a-SiNx:H films, using gas flows of Φ(NH3) =
150 sccm and Φ(SiH4) = 5 sccm at a pressure of p= 35 Pa with varying power in
the one case, and at a power of P = 40 W with varying pressure in the other case.
The FTIR spectra of two films from the series are shown in Fig. 4.1. The ab-
sorption peaks in the spectrum are attributed to various vibration modes, as sum-
marized in Ref. [81]: The highest peak with a maximum around 850 cm−1 is due
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Figure 4.2: Density of N–H and Si–H bonds in a-SiNx:H as determined from FTIR
absorption spectra.
to SiN stretching, mainly in the NSi3 configuration. The shoulder at 1180 cm−1
is due to NH bending. The peak at 1550 cm−1 is explained by NH2 bending. The
contributions at 2180 cm−1 and 3340 cm−1 are due to SiHn and NH stretching,
respectively. A small shoulder at 3450 cm−1 is explained by NH2 stretching.
Figure 4.2 shows the density of Si–H and N–H bonds, as calculated from the
integrated absorption of the SiH and the NH stretching modes, respectively. We
used proportionality constants of ASiH = 1.4 × 1020 cm−2 and ANH = 2.8 ×
1020 cm−2 [82]. The dashed curves denote the sum of both contributions, which
is a measure for the (bonded) hydrogen in the film. In a film deposited at 35 Pa and
40 W, a total H-content of 2.18 × 1022 cm−3 (22 at.%) was determined by ERD,
in fair agreement with the 2.56 × 1022 cm−3 from FTIR. The relative accuracy
for samples within the individual series is higher.
Both an increasing power and an increasing pressure result in a decrease in
Si–H and an increase in the N–H bond density. This indicates that the N- and the
H-contents both increase.
The deposition rate, as determined in the center of the film, followed a slightly
decreasing trend with increasing pressure (rd = 0.34 → 0.29 nm/s). However,
since we also observed that layers deposited with higher pressures had a less ho-
mogeneous thickness distribution, no conclusions can be drawn on the overall
deposition rate. For films of the power series no trend in deposition rate was
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observable.
Based on the growth process as described above, we interpret the results in
Fig. 4.2 as follows. The presence of Si–H bonds in a-SiNx:H films can be ex-
plained by the contribution of lower aminosilanes, Si(NH2)n<4, or silane radi-
cals to the film growth. A higher power leads to dissociation of more ammonia
molecules, thus, a higher rate of tetra-aminosilane production and, consequently,
less Si–H bonds and more N and H in the film. A higher pressure reduces the
mean free path of all species in the plasma and promotes gas phase reactions.
Consequently, this leads to a higher rate of tetra-aminosilane production and more
nitrogen incorporation.
Results reported by BROCKHOFF [83] provided further evidence for a growth
process following the above described mechanism. By using deuterated ammonia
(ND3) and SiH4 as source gases, and measuring the incorporated D and H, it was
verified that predominantly D is incorporated, as expected when Si(ND2)4 species
are the growth precursors.
The mechanical stress in the N-rich a-SiNx:H films is tensile with σi =
(1 ± 0.1) GPa. These values are comparable to results from another study on
PECVD a-SiNx:H films deposited at the same temperature [80]. For thick films
( 500 nm) on rigid substrates, such as c-Si wafers, we observed stress relax-
ation by formation of microcracks. In 300 nm thick films, as used in transistors,
the stress caused no problems. Tensile stress in a-SiNx:H films was explained by
NH3 elimination in the sub-surface region during deposition (Eq. 4.2). This pro-
cess results in Si–N cross-linking and a densification of the a-SiNx:H network.
Deposition at higher temperatures generally results in more tensile stress, because
the NH3 abstraction is more efficient and occurs deeper in the film [80]. An-
nealing of our a-SiNx:H films at 550◦C in an argon atmosphere indeed led to an
increase of the tensile stress [83].
4.2.2 Properties of device-grade silicon nitride
For the application in our TFTs, we deposited films with gas-flow rates of 150 sccm
for ammonia and 5 sccm for silane, a plasma power of 40 W, and a total pressure
of 35 Pa. The deposition rate was 0.32 nm/s for these parameters.
These films are N-rich, with N/Si = 1.5 (a-SiN1.5:H), containing 22 at.% hy-
drogen, as has been determined by RBS and ERD, respectively. According to
the ammonia-abstraction process as described in Eq. 4.2, three H atoms are ex-
pected for each excess N atom. This yields a theoretical value of N/Si = 1.56
for a-SiNx:H with CH = 22 at.%, which is in reasonable agreement with the
experimentally determined value. The vast majority of H is bonded in NH con-
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figuration, as has been found from the FTIR spectrum (Fig. 4.1). Only a very
small fraction is bonded as NH2, and a negligible amount of hydrogen is found
in SiH configuration. The atomic density (including H) was measured to be 10.1
× 1022 atoms/cm3, in comparison to 10.3 × 1022 atoms/cm3 for stoichiometric
Si3N4 containing no hydrogen.
The refractive index of a-SiN1.5:H at an energy of 2 eV is n2eV = 1.85. The
optical band gap E04, defined as the energy at which the absorption coefficient is
104 cm−1, is in excess of 5 eV, which is the spectral limit of the spectroscopic
ellipsometry apparatus.
Films showed a good thickness homogeneity of ± 5 % over substrates with
7.5 cm diameter. This is favorable for the TFT fabrication and was achieved by
depositing at a relatively low pressure. AFM surface scans of a 200 nm thick a-
SiN1.5:H film exhibited a reasonably smooth topography with a root-mean-square
roughness rms < 1 nm. A low roughness is desirable for a high field-effect
mobility of TFTs.
Electronic properties
The electronic properties of a-SiN1.5:H are most important for the performance
of TFTs incorporating these layers. A low density of localized states in the a-
SiN1.5:H band gap is crucial for obtaining TFTs with a high mobility [74] and a
high stability [73].
The presence of the NH and the (small) SiH mode in FTIR spectra of a-
SiN1.5:H films, suggests the presence of silicon and nitrogen dangling bonds
(DBs). The common belief is that the electronic state of the silicon DB, also
denoted ‘K center’ (a Si atom back-bonded to three N atoms), is located close to
mid gap, being the dominant deep trapping center in stoichiometric and N-rich
a-SiNx:H [84–87]. In contrast, the energy level of the nitrogen DB, an N atom
back-bonded to two Si atoms, lies close to the valence-band edge [88]. It is hence
a shallow hole trap. Both types of DBs are amphoteric, i.e. they exist in posi-
tive, neutral or negative state, depending on the occupation with zero, one or two
electrons, respectively. The neutral state is paramagnetic and can be detected by
electron spin resonance techniques. A spin density below 1018 cm−3 has been
reported to be required for high-quality gate nitrides [76].
In addition to DBs, Si–Si (weak) bonds are present in silicon nitride [84,86].
Their electronic states are located in the relatively broad valence-band tail and,
therefore, hole trapping and multiple-trapping transport occurs via these states.
To widen the optical band gap of a-SiNx:H the density of Si–Si states has to be
reduced.
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The existence of N–N bonds, on the other hand, is under discussion. It was
argued that these bonds are too unstable to exist in a-SiNx:H [86]. Contrary to
this, however, it has been reported that N–N bonds do exist [88].
We performed current-voltage (I–V) and capacitance-voltage (C–V) measure-
ments on Metal-Insulator-Semiconductor (MIS) structures, consisting of a se-
quence of Al / a-SiN1.5:H / n-type c-Si / Al. For this purpose, a 100 nm thick
a-SiN1.5:H film was deposited on n-type crystalline silicon (donor density ND =
4 × 1015 cm−3). To remove the native SiO2, the c-Si wafer was dipped in a hy-
drofluoric acid solution (0.5 %) for 1 minute prior to deposition. To reduce the
series resistance, aluminum was evaporated on the backside. Metal dots with an
area of 0.002 – 0.008 cm2 were deposited by evaporating aluminum through a
shadow mask onto the nitride film.
It has generally been agreed that the dominant conduction mechanism in N-
rich a-SiNx:H for high electric fields around room temperatures is Poole-Frenkel
emission [89], i.e. field-enhanced thermal excitation of trapped carriers into the
delocalized band. For this process the current density across the insulator is given
by [89]
j ∝ E · exp

−e
(
ΦB −
√
eE/π,
)
kBT

 , (4.3)
which can be written as
ln (j/E) ∝ − eΦB
kBT
+
e3/2
kBT
√
π,
·
√
E. (4.4)
Here, ΦB is the barrier height (trap depth), e the elementary charge, , the insulator
dynamic permittivity, kB the Boltzmann factor, and T is the absolute temperature.
E is the electric field across the insulator.
We measured I–V characteristics at room temperature. The current through
the nitride layer was measured under majority carrier (electron) accumulation
in the silicon. The voltage was swept from 0 V to 60 V, at rates of 0.2 V/s
and 0.02 V/s. For the majority of samples electrical breakdown occurred at 4
– 6 MVcm−1.
The left hand graph in Fig. 4.3 shows j/E plotted versus
√
E. As can be seen
from the fit with a straight line, Pool-Frenkel emission indeed appears to be the
dominant conduction mechanism for fields above 4 MVcm−1. The current may
be carried by electrons trapped in K centers. However, temperature dependent
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Figure 4.3: I–V characteristics (Poole-Frenkel plot) and C–V characteristics of a 100 nm
thick a-SiN1.5:H film measured in a MIS structure as shown in the insert.
measurements at fields above 4 MVcm−1 are needed to obtain more clarity. Due
to the limited field strength, such experiments could not be performed.
For low fields, frequently denoted as ‘ohmic regime’, the current in our sam-
ples depends on the sweep rate, hence, it is a transient current. We suggest that
it is due to hole hopping in shallow trap states. The resistivity at 1 MVcm−1, a
typical field applied during TFT operation, is estimated to be above 1015 Ωcm.
In addition, C–V characteristics were measured at room temperature with sig-
nal frequencies of 100 Hz and 1 MHz. The voltage was swept from electron de-
pletion at −5 V to accumulation at +5 V and back, with a sweep rate of 0.02 V/s.
The results are shown in the right hand graph of Fig. 4.3. From the frequency-
independent capacitance under accumulation (Cmax), the a-SiN1.5:H dielectric
constant was determined to be ,i = 7.4 ± 0.2. This is close the value of 7.5 for
LPCVD Si3N4 [89].
Hole accumulation for negative voltages could not be achieved, even for 20 Hz,
the lowest possible frequency. This is generally explained by the slow response
time of the minorities. Furthermore, we suggest that holes are easily injected into
states of the relatively broad valence-band tail of the nitride. This leakage inhibits
the build-up of an inversion layer [90]. In contrast, an electron inversion layer, in
the case of p-type c-Si substrates, was easily formed (not shown).
For voltages between −3 V and 0 V, the capacitance as measured with 100 Hz
Silicon-nitride films 49
is larger than the value at 1 MHz. This can be attributed to the contribution of
(deeply) trapped charge. Such carriers become detectable for low frequencies only
due to their long emission times. We assume that the same traps are responsible
for the transient current observed in the I–V characteristics for low fields.
A negative flat-band voltage of Vfb = −0.7 V for 1 MHz indicates positive
fixed charge in the a-SiN1.5:H. We calculated the fixed-charge density according
to
Qfix =
Cmax · Vfb
A · di , (4.5)
with A the dot area and di being the insulator thickness. Equation 4.5 neglects the
contribution of the work-function difference at the nitride/silicon interface, which
is expected to contribute only to a small amount. When assuming that the fixed
charge is distributed homogeneously across the nitride layer, it is Qfix/e = 3.3 ×
1016 cm−3.
Only little hysteresis is observed for the backwards sweep (dashed and dotted
curves), pointing to a low density of shallow interface trap states. From the voltage
shift we calculated a trap density of approximately 1011 cm−2.
Following the method of Terman [91], we calculated the mid-gap interface-
state density from the slope of the high-frequency curve at flat-band conditions,
to be Nit ≈ 2 × 1011 cm−2eV−1.
4.3 Hot-wire-deposited silicon nitride
Hot-wire chemical vapor deposition is a new, cost-effective technique for the de-
position of a-SiNx:H at low substrate temperatures, and an alternative to plasma-
CVD techniques. The absence of ion bombardment during deposition makes
HWCVD a-SiNx:H particularly attractive for the application as passivation layer
on devices which are sensitive to surface defects caused by energetic ions. A
number of industries in the field of ULSI processes [92], compound semiconduc-
tors [93], and ferro-electrics [94] started to develop and utilize HWCVD a-SiNx:H
as passivation material.
We, however, developed hot-wire deposited a-SiNx:H for the application as
gate dielectric in TFTs, thereby, aiming at an ‘All-Hot-Wire TFT’, with both a-
Si:H and a-SiNx:H deposited by HWCVD. The first, and to date only, TFT of this
type with also the n+ a-Si:H layer deposited by HWCVD was recently presented
by SAKAI et al. [95].
Early work on HWCVD a-SiNx:H was carried out by the group of MAT-
SUMURA [96]. In 1989 they reported on the deposition of a-SiNx:H by cat-CVD
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(HWCVD) at substrate temperatures of 230 – 380◦C. Thorium-tungsten filaments
heated to 1200 – 1400◦C, and a gas mixture of hydrazine (N2H4), nitrogen gas
(N2), and silane were used [96]. In 1997, improved material properties were
reported. Pure tungsten filaments were used at a higher temperature of 1700 –
1800◦C, and silane plus ammonia instead of the hydrazine mixture. Stoichiomet-
ric films with low CH were achieved [97].
A few other groups reported on HWCVD a-SiNx:H. For YASUI et al. [98]
the motivation for using tungsten filaments at 2400◦C was to increase the depo-
sition rate of conventional thermal CVD at high substrate temperatures of 600 –
800◦C. DUPUIE et al. reported on a-SiNx:H deposition from either ammonia with
silane [99] or ammonia with disilane [100] at substrate temperatures below 400◦C.
Layers with promising opto-electronic properties were reported [101]. DILLON
et al. [102] recently presented hot-wire layers deposited from NH3/SiH4/H2 mix-
tures. First microcrystalline silicon nitride films were also reported [102].
4.3.1 Deposition
We deposited a-SiNx:H in one of the chambers of the PASTA system, using two
tantalum filaments heated to 1900◦C. Under these conditions a-Si:H films have
been deposited by using pure SiH4 as source gas (Sec. 3.5). For the deposi-
tion of a-SiNx:H layers, NH3 was added to the silane. The substrate temperature
amounted to 340◦C for the most depositions. The total pressure was in the range
of 1 – 10 Pa, which was also used by MATSUMURA’s group [97], who applied a
filament geometry similar to ours.
A comprehensive model for the hot-wire deposition of a-SiNx:H has not yet
been presented. Reactions on the filaments, in the gas phase, and at the film sur-
face have to be taken into account. In a deposition reactor as reported in Ref. [99],
silicon-nitride growth has been obtained with only the ammonia passing the fila-
ment and the silane being fed-in downstream. From this, we conclude that am-
monia is dissociated at the hot tungsten filament and ammonia radicals or atomic
hydrogen subsequently react with SiH4 in the gas phase, forming deposition pre-
cursors. In our system tantalum instead of tungsten filaments are used, which
are exposed to both gases, the ammonia and the silane. In this configuration the
dissociation reactions could be different.
For the deposition of a-SiC:H by HWCVD [103] using silane and methane
(CH4), it was reported that pure methane could not be cracked at the filaments.
This was explained by the higher methane dissociation energy as compared to
silane and ammonia. By adding silane to the methane, on the other hand, a-SiC:H
was deposited. This indicates that the methane species react in the gas phase with
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Figure 4.4: Refractive index, composition, and Si–H + N–H bond density plotted versus
pressure. Different flow-rate ratios of R = Φ(NH3)/Φ(SiH4) were used. The substrate
temperature was 340◦C.
silane radicals or with atomic hydrogen coming from the filaments.
For a better understanding of the HWCVD process we performed depositions
using a mixture of SiD4 and NH3 with NH3/SiD4 gas-flow ratios of 15 – 30.
No deuterium was found in the film. From this, we conclude that SiH4 (SiD4)
is decomposed effectively and the H in the hot-wire a-SiNx:H originates from in-
complete dissociation of NH3. Due to the low pressure in HWCVD, the formation
rate of aminosilane species in the gas phase is low, as compared to the PECVD
process (Sec. 4.2.1). Hence, opposite to PECVD, the Si–N bonds are expected to
be formed predominantly at the film surface [104].
Figure 4.4 shows the changes in film properties as the pressure is varied be-
tween 0.8 and 6 Pa for two different gas flow rate ratios R. For the samples
deposited with Φ(NH3) = 60 sccm and Φ(SiH4) = 2 sccm (R = 30) a higher
pressure leads to a lower N-content in the film. This can be seen from the increas-
ing value of n2eV, the decreasing N/Si, and the hydrogen becoming predominantly
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Figure 4.5: Deposition rate versus p/R for different pressures p and flow-rate ratios
R = Φ(NH3)/Φ(SiH4).
bonded to Si. For the samples with R = 60, on the other hand, no such trend is
found. For pressures in excess of 1 Pa the properties do not change significantly.
Films are slightly N-rich with a refractive index around 1.9 and the H predom-
inantly bonded to N. The H-content is approximately 10 at.%, as derived from
ERD. This is about the half of the H-content of plasma deposited films.
We explain these results as follows. For R = 30 an increasing pressure pro-
motes gas phase reactions predominantly among silane radicals, yielding Si-rich
films. This points to a too low value of R. For larger values for R, on the other
hand, an increasing pressure promotes gas phase reaction between silane and am-
monia species, but reaches saturation for p > 1 Pa. This suggests that the deposi-
tion is in the silane-depletion regime.
We therefore expect that the silane flow also limits the deposition rate. This is
indeed found as can be seen from a plot of the deposition rate versus p/R, which
is roughly proportional to the silane partial pressure. Figure. 4.5 shows a trend
towards increasing deposition rates with increasing p/R. Thus, the silane partial
pressure appears deposition-rate limiting. The limited pump speed and the limited
ammonia-flow rate did not allow for a large p/R in combination with a large R.
Typical deposition rates were around 0.1 nm/s. Only for two Si-rich films, the
rate was much higher (∼ 0.3 nm/s). Comparable deposition rates were reported
by the group of MATSUMURA [97]. In contrast, DESHPANDE et al. [100] and
DUPUIE et al. [99] used a different reactor configuration and a 10 – 100 times
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higher pressure. They report on deposition rates of typically 1 – 4 nm/s, maintain-
ing good material properties.
The influence of the filament temperature on the deposition rate was deter-
mined for depositions with R = 60 and p = 0.8 Pa. Increasing the temperature
from 1800 to 1900◦C led to an increase of the deposition rate by a factor of two.
Interestingly, it remained constant when increasing the temperature to 2000◦C.
This indicates that the filament temperature is not deposition-rate limiting, as long
as it is above 1900◦C. The material properties did not change significantly. All
layers mentioned in the following have been deposited with a filament temperature
of 1900◦C.
Varying the substrate temperature between 300◦C and 475◦C showed no trend
in the deposition rate. This indicates that surface reactions, e.g. NH3 dissociation
on the nitride surface, are not rate limiting. We found no significant influence of
the substrate temperature in this range on the a-SiNx:H composition and structure.
4.3.2 Properties
Microstructure
To promote nitrogen incorporation in a-SiNx:H, one usually increases the ammo-
nia fraction in the gas mixture. For our samples, however, N/Si could not be in-
creased above 1.4. Rather, films deposited with R  60 exhibited post-deposition
oxidation under ambient conditions.
This can be seen in the FTIR spectra of nitride films as shown in Fig. 4.6. We
measured layers deposited with Φ(SiH4) = 1 sccm and Φ(NH3) in the range of
15 – 120 sccm a few minutes after deposition and after 6 months of air exposure.
All films were deposited at a pressure of 1.5 Pa and were 260 – 320 nm thick.
Three absorption bands are visible [81]: SiN stretching (800 – 1000 cm−1), SiHn
stretching (2200 cm−1), as well as NH and NH2 stretching at 3340 cm−1 and
3450 cm−1, respectively. With increasing R, the SiN mode becomes smaller.
This can be explained with a lower Si–N bond density and, thus, indicates a less
dense material. The hydrogen in the film becomes predominantly bonded to N,
apparent in the shift from SiH to NH as the dominant peak. This is well-known
from PECVD a-SiNx:H ([71] and Refs. therein), and is explained by a higher
N-content.
Layers deposited with R  30 are inert. No changes are visible in the FTIR
spectra under air exposure. In contrast, layers deposited with R = 60 and R =
120 exhibit changes in the FTIR spectrum (dashed curves). Modifications are
found in the absorption region of 2800 – 3700 cm−1. We find indications for a
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Figure 4.6: Infrared absorption spectra of hot-wire a-SiNx:H deposited with different gas
flow rate ratios measured after a few minutes and after 6 month of air exposure. Curves
are shifted vertically for clarity.
broad absorption band, spanning the entire region, and appearing within a few
minutes after taking the sample out of the deposition system. We ascribe this to
hydrogen-broadened SiO–H or OH2 stretching, which is accompanied by a small
peak at 1620 cm−1 from OH2 bending [105]. H2O molecules, diffusing into the
film and being adsorbed on internal surfaces, can explain this effect. Taking into
account the increasing background from this broad absorption band, we conclude
that the NH stretching mode, peaked at 3340 cm−1 and the NH2 stretching mode
(3450 cm−1) tend to decrease. The SiH stretching mode at 2200 cm−1 does not
appear to change upon air exposure.
The absorption region at 700 – 1250 cm−1 exhibits several modifications. To
make this more clear, we subtracted the initial spectrum from the spectrum after
air exposure. Figure 4.7 shows the difference spectra for R = 30, 60, and 120.
Several features appear, which can be related to oxygen incorporation. The broad
shoulder at 1100 – 1250 cm−1 is a signature for the formation of Si–O bonds,
as it is also observed in FTIR spectra of a-SiOx [106,107]. The peak centered at
about 1060 cm−1 is attributed to Si–O–Si stretching [107]. The contribution near
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Figure 4.7: Difference of infrared absorption spectra as shown in Fig. 4.6, for layers
deposited with three different gas flow rate ratios R.
940 cm−1 may be due to Si–OH stretching [105]. Furthermore, a decrease in the
SiN stretching mode around 850 cm−1 is observed, indicating a reduction in the
Si–N bond density. These observations show that oxygen is not only incorporated
as H2O but even becomes bonded to the network. Concentration depth profiles,
measured by ERD, yielded a homogeneous oxygen distribution throughout the
film, with concentrations around 10 – 15 at.% after 5 months of air exposure.
To confirm that the oxygen is only incorporated after the deposition, we cov-
ered an a-SiNx:H layer deposited with R = 120 with a 200 nm thick PECVD
a-Si:H layer, before exposing it to air. This capping layer is dense and, thus, pre-
vents diffusion of gas molecules through the surface into the a-SiNx:H material.
Indeed, less than 0.1 % oxygen was detected in the nitride layer after 5 months.
We therefore have strong evidence that films deposited with R  60 adsorb
H2O from the ambient and that O is incorporated into the network. The same was
reported for PECVD a-SiNx:H [108,109,105] and for HWCVD a-SiNx:H [99],
both deposited with large values for R. DENISSE et al. [108] found a low acti-
vation energy of 0.4 eV for the oxidation of N-rich a-SiNx:H layers containing
exclusively N–H bonds. They explained the high oxidation rate with a replace-
ment of (weak) =N–H groups by the thermodynamically more stable –O– con-
figurations. This is in agreement with our findings. Hence, a-SiNx:H films with
a lower N–H density are expected to show less oxidation. The inertness of films
deposited with R  30 can be explained either by a low density of (weak) =N–H
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Figure 4.8: Cross-sectional TEM images of HWCVD a-SiNx:H films grown on crys-
talline silicon. Left: An inert film (R = 30). Right: A film exhibiting post-deposition
oxidation (R = 120). Except for R, the deposition parameters are identical for both films.
groups, as suggested in Ref. [108], or by a more dense structure that prevents H2O
molecules from diffusing into the material at room temperature. The penetration
of these species is only possible for a porous network with interconnected voids.
Micrographs made by XTEM show structural differences between an inert
film (R = 30, left hand image in Fig. 4.8) and a film exhibiting post-deposition
oxidation (R = 120, right hand image). The left hand image shows a relatively
compact structure with small prolate structures (bright) oriented in growth di-
rection. We suggest that the growth is columnar with voids between individual
columns. However, since the layers are inert, these voids may be too narrow
and/or not interconnected and therefore do not allow for penetration of H2O. A
film deposited with R = 120, as shown on the right hand XTEM image, exhibits
an inhomogeneous structure containing round (spherical) voids, with a diameter
of up to 5 nm. These voids are ordered in the growth direction. Even though we
can not conclude from the XTEM image whether they are interconnected, they
are definitely large enough to accommodate H2O molecules.
The origin of the spherical voids remains speculative. Out-diffusion of ammo-
nia or hydrogen gas during film growth, without proper Si–N cross-linking might
be an explanation.
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Properties of inert a-SiNx:H
The properties of a-SiNx:H films that do not show post-deposition oxidation were
studied in more detail. We determined the atomic composition of films deposited
at R = 15 and R = 30 by RBS and ERD. Measurements were performed after 5
– 10 days and after 6 months of air exposure on the same sample on spots next to
each other. For both samples the composition remains unchanged, with an oxygen
content below 0.1 at.%.
The a-SiNx:H deposited at R = 15 is Si-rich (N/Si = 0.8) with CH = 15 at.%.
The H is predominantly bonded to Si, as can be seen from the larger SiH mode in
the FTIR spectrum (Fig. 4.6). Spectroscopic ellipsometry yielded a band gap of
E04 = 2.5 eV and a refractive index of n2eV = 2.44.
Layers with R = 30, in contrast, are close to a stoichiometric ratio of N/Si =
1.33, with CH = 10 at.%, and the H predominantly bonded to N. This suggests
that a considerable density of Si–Si bonds (and Si dangling bonds) is present in
the network. Ellipsometry yielded a band gap of E04 ≈ 4.1 eV and a refractive
index of n2eV = 1.95. The band gap is lower than that of plasma a-SiN1.5:H (
5 eV). We explain this with the presence of the Si–Si bonds, of which the elec-
tronic states are located in the (broad) valence-band tail [84,86] and, thus, inhibit
an effective widening of the band gap.
Next, we study the electronic properties of nitride layers deposited at R = 30.
This material was implemented as gate insulator in bottom-gate TFTs (HWSiN1
in Tab. 4.1). A nitride layer with a thickness of 320 nm was deposited on a n-type
c-Si wafer after dipping it in hydrofluoric acid (0.5 %) for 1 minute to remove the
native oxide. MIS structures were fabricated as described in Sec. 4.2.2.
In I–V measurements the voltage was initially swept from 0 to 110 V with a
rate of 0.2 V/s. After repeating this twice, no significant variations in the shape
of the curve were observed. We suppose that deep traps in the a-SiNx:H are filled
during these sweeps. For subsequent measurements a dependence on the sweep
rate is observed (left hand graph in Fig. 4.9). In the case of sweeping with 0.2 V/s
(solid curve) the current is not in equilibrium. For low field strengths it is dom-
inated by a trapping current. In the case of a slower sweep rate (dotted curve),
the time is sufficient for current saturation. For field strengths above 3 MV/cm
the current increase is linearly and independent of the sweep rate, as shown by
the dashed line. This indicates Poole-Frenkel conduction through the bulk of the
nitride, which was also observed in the case of PECVD a-SiN1.5:H. Electrical
breakdown occurred only in a few cases, mostly in samples with a large dot area.
This indicates the presence of a few pin holes. The majority of dots had a break-
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Figure 4.9: I–V characteristics (Poole-Frenkel plot) and C–V characteristics of a 320 nm
thick hot-wire deposited a-SiNx:H film (HWSiN1) measured in a MIS structure as shown
in the insert.
down field strength of Ebd > 3.5 MV/cm, the limit of our measurements. The
resistivity at 1 MV/cm is above 1016 Ωcm.
The C–V characteristics were measured with signal frequencies of 1 MHz and
1 kHz. The voltage was swept between 0 V and−30 V, as shown in the right hand
graph in Fig. 4.9. From the capacitance in accumulation (0 V) the nitride dielectric
constant was calculated to be ,i = 7.9. This is slightly higher than the 7.4 as
found for the PECVD a-SiN1.5:H. The fact that electron accumulation occurs at
0 V points to a large amount of positive fixed charge in the nitride. From the flat-
band voltage of the 1 MHz (solid) curve a fixed-charge density of Qfix/e = 5.8
× 1016 cm−3 is calculated. The back sweep (dashed curve), however, is shifted
considerably towards negative voltages. This hysteresis is due to hole trapping in
the nitride, which increases the positive insulator charge. From the slope of the
1 MHz curve (solid), applying the method of Terman [91], we estimated the mid-
gap interface state density to be Nit ≈ 3 × 1011 cm−2eV−1. Due to the charge
trapping, which leads to an additional stretch-out of the curve, the value of Nit
could not be determined accurately. We supposed that the actual value is smaller.
In the case of the 1 kHz curve (dotted curve) a hole-accumulation layer for
negative voltages is not built up. Even for lower frequencies (20 Hz) the hole
accumulation was not reached. We suppose that holes leak through the nitride
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Type a-SiN1.5:H HWSiN1 HWSiN2
Technique PECVD HWCVD HWCVD
Ts (◦C) 400 340 430
R 30 30 60
p (Pa) 30 0.8 1.5
N/Si 1.5 1.35 1.3∗
CH (at.%) 22 9.6 16∗
E04 (eV)  5.0 4.1 4.95∗
n2eV 1.85 1.95 1.88∗
,i 7.4 7.9 6.3
Qfix/e (cm−3) 3.3 × 1016 5.8 × 1016 –
Table 4.1: Deposition parameters and material properties of a-SiNx:H used as gate di-
electric in TFTs. HWSiN1 has a dense structure, HWSiN2 is porous exhibiting post-
deposition oxidation. Values with * have been obtained from oxidized films, of which the
properties can deviate from the as-deposited state.
film and thereby prevent the build-up of hole accumulation, as it was also the case
for PECVD a-SiN1.5:H. Close to flat-band condition a shoulder appears in the 1
kHz curve. This is due to deeply-trapped charge contributing to the capacitance.
Properties of porous a-SiNx:H
In a bottom-gate TFT the nitride layer is covered with an a-Si:H layer. As we
have shown, this prevents post-deposition oxidation in the case of porous nitride
layers. Hence, it is considered as possible gate insulator material.
We characterized porous a-SiNx:H (HWSiN2) deposited under conditions as
listed in Table 4.1. The band gap wasE04 ≈ 4.95 eV. However, since the ellipsom-
etry measurements have been done a few days after deposition, these films were
oxidized, and the results do not represent the properties of as-deposited films. The
wide band gap could be due the (partial) oxidation.
MIS devices as used in the previous study exhibited strong shunting. We
suppose that the aluminum diffused from the contact through the layer, leading
to conduction paths. Therefore we made double layer structures with an a-Si:H
layer deposited on top of the a-SiNx:H without vacuum break, similar to a TFT.
From I–V and C–V measurements on such ’inverse’ MIS devices we determined
a breakdown field strength reaching 6 MVcm−1 and a dielectric constant of ,i =
6.3. This demonstrates that porous a-SiNx:H can be expected to be applicable in
inverted-staggered TFTs.
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4.4 Conclusions
The deposition parameters and material properties of the three materials that are
applied in TFTs are listed in Table 4.1. Layers have been deposited by PECVD
and HWCVD from silane and ammonia at substrate temperatures around 300
– 400◦C. PECVD deposited a-SiN1.5:H is N-rich with a band gap above 5 eV
and has promising electronic properties. HWSiN1-type a-SiNx:H deposited by
HWCVD is close to stoichiometry and has a low H-content around 10 at.%. This
material is inert showing no post-deposition oxidation. It contains a considerable
density of Si–Si bonds and/or Si dangling bonds, acting as charge trapping cen-
ters. For a further optimization, the density of these states has to be reduced. This
implies that the band gap is widened from the value of 4.1 eV to 5 eV or higher.
The use of a higher ammonia/silane flow rate ratio, however, resulted in HWCVD
nitride films that are porous exhibiting post-deposition oxidation. Despite this
porosity, HWSiN2-type films could be utilized in electronic devices, when cov-
ered with an a-Si:H film as it is the case in a TFT.
To further improve the properties of hot-wire a-SiNx:H yielding more dense
layers with a lower defect density, the addition of H2 to the ammonia-silane mix-
ture may be beneficial [102]. Hydrogen radicals are known to chemically anneal-
ing the growing film and may also improve the dissociation of ammonia molecules
in the gas phase.
5 Thin-film transistors
5.1 Introduction
Thin-Film Transistors (TFTs) based on hydrogenated amorphous silicon (a-Si:H)
are important devices for large-area applications. For instance, they are nowadays
widely used as pixel switching elements in Active-Matrix Liquid Crystal Displays
(AMLCDs) and sensor arrays. In addition to this, a TFT can be used as a scientific
tool to study a-Si:H properties, such as the distribution of band gap states or the
metastability. In fact, the study of the density-of-states was the motivation for the
pioneering work of SPEAR and LECOMBER on a-Si:H based field-effect devices
in the early 1970s [110]. Further work by several research groups to develop
the ’field-effect method’ led to further device improvement [111–116]. In the
late 1970s and early 1980s the first a-Si:H TFTs optimized for the application
in AMLCDs were reported [117–119], leading to the first commercial AMLCDs
utilizing a-Si:H TFTs in 1985 (Matsushita Corp.).
Most commonly, a-Si:H TFTs are deposited by Plasma-Enhanced Chemical
Vapor Deposition (PECVD) using a discharge frequency of 13.56 MHz. This
technique facilitates deposition of both the silicon and the gate insulator over large
areas, at substrate temperatures of typically 200 – 300◦C. It is compatible with
glass substrates, which are generally used for large-area applications.
Our work addresses the use of alternative deposition methods, namely Very
High Frequency (VHF) PECVD and Hot-Wire CVD. The deposition and char-
acterization of thin-film silicon and silicon nitride by these techniques is subject
of the Chapters 3 and 4. Here, we present the characteristics of TFTs incorpo-
rating these materials. We show that hot-wire-deposited a-Si:H can be incorpo-
rated in bottom-gate TFTs with a PECVD a-SiN1.5:H gate insulator, exhibiting
state-of-the-art device characteristics. Thereby, the silicon is deposited at a much
higher rate than is generally obtained with PECVD. A high deposition rate is
crucial for commercial devices to reduce the production costs. Transistors with
hot-wire-deposited heterogeneous silicon have high field-effect mobilities reach-
ing 1.5 cm2/Vs in bottom-gate and 4.7 cm2/Vs in top-gate configuration. Such
het-Si:H TFTs have a superior stability under gate-bias stress, which is shown in
Chapter 6.
We furthermore demonstrate the applicability of hot-wire-deposited silicon
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nitride in bottom-gate TFTs. Devices with such a gate insulator and plasma-
deposited a-Si:H have a field-effect mobility of 0.6 cm2/Vs. A proof-of-concept
for an ’All-Hot-Wire TFT’ is presented, by depositing both the silicon and the
silicon nitride by HWCVD. Preliminary TFTs of this type reach a mobility of
0.3 cm2/Vs.
5.2 Device fabrication
We made TFTs with an inverted-staggered electrode configuration as shown in
Fig. 5.1, which is most commonly used for a-Si:H TFTs. This device design
allows to perform the layer deposition and the device patterning in sequence.1
An overview of the different TFT structures, fabrication methods, and the device
physics is given in an article of VAN BERKEL [120].
For n-channel transistors with a silicon-nitride gate insulator, subsequently re-
ferred to as ’nitride TFTs’, 300 nm a-SiNx:H, 200 – 250 nm undoped a-Si:H, and
50 nm n+ doped a-Si:H were successively deposited. In the case of silicon films
deposited by HWCVD at temperatures above 400◦C, a hydrogen-plasma treat-
ment of the silicon surface was performed for 3 minutes prior to n+ deposition.
This is to passivate surface defects and reduce the contact resistance.
We used either glass substrates with patterned gate contacts (top figures in
Fig. 5.1), or heavily doped c-Si wafers (bottom figures). The gate contacts on the
glass substrates were prepared by sputtering of 35 nm titanium-tungsten (TiW),
definition of the contact pattern by photolithography, and, subsequently, wet etch-
ing. For c-Si substrates, no patterning was necessary, since the heavily-doped
wafer was used as common gate for all devices.
For transistors with a SiO2 gate insulator, subsequently referred to as ’oxide
TFTs’, heavily doped c-Si wafers with a 150 nm thick thermally grown oxide
have been used. The SiO2 has been grown in an O2 atmosphere at 950◦C, with
a procedure optimized for SiO2 with a high electronic quality, including careful
temperature ramping and surface-state annealing in wet nitrogen gas. The SiO2
on the backside of the wafer was removed to access the gate. For bottom-gate
TFTs the silicon and the n+ layer were deposited on these substrates as described
above. In the case of hot-wire-deposited silicon, a hydrogen treatment of the oxide
was performed prior to silicon deposition. Therefore, the substrate was exposed
to atomic hydrogen for 15 minutes under a H2 flow with the filaments and the
substrate being heated to the same temperatures as used during silicon deposi-
1The deposition of silicon and silicon nitride was performed at Utrecht University, whereas
metal sputtering, photolithography, and etching were done at Twente University (MESA+ Institute).
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Figure 5.1: Schematic cross sections (left) and top views (right) of inverted-staggered
TFTs (not to scale). The structure on top has patterned gate contacts on a glass substrate.
In the structure below a heavily doped c-Si wafer is used as common gate for all devices
on the substrate. The dashed lines in the top views mark the position of the cross section.
W and L mark the channel width and length, respectively.
tion. This treatment improved the adhesion of the silicon film on the oxide and
increased the field-effect mobility of TFTs, probably due to surface state passiva-
tion.
To form source and drain contacts, 35 nm TiW and 500 nm aluminum (Al)
were sputtered on top of the n+ layer. The TiW layer is used as diffusion bar-
rier to prevent Al from diffusing into the n+ layer during thermal annealing of
the finished devices, which would increase the contact resistance in n-channel
TFTs. For ambipolar TFTs,2 only Al is sputtered. During subsequent annealing
at around 180◦C, Al diffuses slightly into the n+ a-Si:H. Aluminum compensates
the phosphorus (n+) doping, leading to formation of conduction paths for holes
through the n+ layer, and maintaining conduction paths for electrons.
After layer deposition, transistors were finished by back-channel etching in a
two-mask process. During the first mask step, TFT islands were patterned by pho-
tolithography. Wet etching was performed to remove the metal between individual
devices (85% phosphoric acid + acetic acid at 55◦C for Al; 31 % H2O2 at room
2In ambipolar TFTs the current can be either carried by electrons or by holes, depending on the
application of a positive or a negative gate bias, respectively.
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temperature for TiW). Plasma etching, using 10 % O2 in CF4, was employed to
remove the a-Si:H. Usually, the plasma etching was stopped on the gate dielec-
tric. In the case of patterned gate contacts on glass substrates, also the nitride was
removed to make access of the gate contacts from the top possible.
During the second mask step, the source and drain contacts were isolated by
etching the conductive layers (metal, n+ layer) between the contacts. Again, the
metal was removed by wet etching and the n+ silicon by plasma etching. The
plasma etching was stopped after the entire n+- and a fraction of 10 – 20 % of the
undoped a-Si:H was removed (‘over etch’). This process requires accurate tim-
ing and is the most critical step in the TFT fabrication. A too short etching time
results in n+ remnants, consequently, a high source-drain leakage in the finished
transistors. For a too long etching time, the amorphous-silicon layer becomes too
thin and the strong ion bombardment during plasma etching may create defects
in the silicon. This can deteriorate the device performance. Therefore, we chose
a relatively thick a-Si:H layer to allow sufficient tolerance. Since we applied no
silicon-nitride top passivation in our devices, the thick a-Si:H is furthermore ben-
eficial for protecting the a-Si:H/a-SiNx:H interface (channel region) from silicon
surface effects, e.g. band bending. A too thick a-Si:H layer, however, results in
a high contact resistance, since the current between source and drain has to tra-
verse the intrinsic a-Si:H between the contacts and the channel. Thicknesses of
200 – 250 nm resulted in devices with low contact resistances, not limiting the
on-current.
For commercial TFTs the a-Si:H is usually only about 50 nm thick. This
improves not only the contact resistance, also the deposition time and the photo-
sensitivity are decreased. However, for such devices a nitride top passivation layer
is applied, which requires more processing steps.
In our TFTs the channel width (W ) is defined by the width of the source and
drain contacts. The channel length (L) is defined by the gap between these con-
tacts. Devices have W = 40 – 500 µm and L = 20 – 100 µm, with either W/L =
5 (500/100, 300/60, or 100/20), or W/L = 2 (200/100, 120/60, or 40/20). The
source and drain contacts are surrounded by a 50 µm wide a-Si:H edge (Fig. 5.1).
For TFTs with patterned gate contacts the gate-to-source and gate-to-drain overlap
is 10 µm.
5.3 Transistor characteristics
In this section we briefly discuss the key properties of a TFT, and how they are de-
rived from the transfer characteristics. The equations that are used were adopted
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from the theory of the Metal-Oxide-Semiconductor Field-Effect Transistor (MOS-
FET) based on crystalline-silicon (c-Si) [89]. Although the basic principles of an
a-Si:H TFT and those of a MOSFET are similar, these devices exhibit differ-
ences. For instance, the a-Si:H in a TFT is nominally undoped, whereas the c-Si
in a MOSFET is usually doped. The channel in an a-Si:H TFT is hence formed
by an accumulation layer, whereas it is an inversion layer in a MOSFET.
Linear transfer characteristics
In the course of this work we most often measure the transfer characteristics of
a TFT in the linear regime. In the case of an n-channel device a positive gate
voltage Vg leads to electron accumulation at the insulator/silicon interface, thereby
forming a conductive channel. A small source-drain voltage Vd  Vg (typically
0.2 V for our devices), leads to a current Id between source and drain which
is linear in Vd. For gate voltages above the threshold voltage Vt, Id becomes
proportional to Vg, with
Id(Vg) = µ
W
L
Ci · Vd(Vg − Vt). (5.1)
W andL are the channel width and length, respectively. Ci = ,i/di is the insulator
capacitance per unit area, with ,i the dielectric constant and di the thickness of the
insulator.
Instead of the value Id we generally use the sheet conductance G (in Ω−1/).
This allows to compare the characteristics of different TFTs, independent of their
channel dimensions and the applied drain voltage. With Id =W/L·Vd ·G, Eq. 5.1
can be written as
G(Vg) = µ · Ci · (Vg − Vt), (5.2)
The field-effect mobility parameter µ and the threshold voltage Vt can be derived
from the slope of a fit with a straight line to the linear part of G(Vg) and its inter-
cept with the horizontal axis, respectively. This is depicted by the dashed line in
the left hand graph of Fig. 5.2, which shows the linear transfer characteristics of
one of our PECVD a-Si:H TFT with a SiO2 gate dielectric.
The graph on the right hand side shows µ as derived from devices with a
range of channel dimensions. Uncorrected values (open symbols) exhibit a con-
siderable spread. This is due to the discrepancy between the nominal values for
W and L, as defined by the mask, and the actual channel dimensions. Therefore,
we define corrected values as W ′ =W +∆W , and L′ = L+∆L. The best fit to
obtain a single µ for all devices (full symbols), was obtained with ∆L = −1µm
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Figure 5.2: Left: Linear transfer characteristics of a PECVD a-Si:H TFT with a SiO2 gate
dielectric. Right: Field-effect mobility µ as derived from TFTs with a range of channel
dimensions.
and ∆W = L, yielding µ ≈ 0.95 cm2/Vs. This means that the actual channel
is 1 µm shorter than the nominal value, which is significant only for TFTs with
small values for L. The correction term ∆W = L can be explained by current
spreading on both sides of the channel, enlarging the actual channel width. This
is possible due to the additional 50 µm of a-Si:H at the open ends of the channel
(Fig. 5.1). The current spreading is expected to increase with the gap between the
source and the drain contact (L), which is indeed found for ∆W .
Saturation transfer characteristics
For large drain voltages the drain current Id is no longer linear in Vd. For Vd
≈ (Vg − Vt) the voltage drop across the channel on the drain side is too low
to accumulate enough free carriers to build up a channel (’channel pinch-off’).
Hence, the current Id approaches saturation for Vd  (Vg − Vt). For Vd = Vg it
is [89]
Id(Vg) = µs
W
L
Ci · 12(Vg − Vt)
2. (5.3)
The values for the field-effect mobility parameter µs and the threshold voltage Vt
are derived from a plot of
√
Id versus Vg (left hand graph in Fig. 5.3).
For an ideal transistor, the (actual) field-effect mobility µFE is derived in both
the linear and the saturation regime, with µFE = µ = µs. In practice, however,
the value of µs tends to be slightly larger that that of µ. This is because in Eq. 5.1
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Figure 5.3: Left: Saturation transfer characteristics of a PECVD a-Si:H TFT with a SiO2
gate dielectric. Right: output characteristics of the same device.
the series resistance Rs is neglected, which reduces the actual (drain) voltage drop
along the channel. Since in saturation the series resistance is less significant, µs is
generally considered the best approximation to µFE.
A possible origin of a large Rs can be source and drain contacts with a high re-
sistance. To prevent this, the doped n+ contact layer is implemented in n-channel
TFTs. This yields contacts with a low resistance for electrons, blocking almost
all holes. Another possible cause of a series resistance is current crowding. This
effect occurs when the current between the n+ contact and the channel through
the intrinsic a-Si:H is space-charge limited [121]. It can be prevented by using a
sufficient thin a-Si:H film with a low defect density. In some cases we performed
a hydrogen-plasma treatment of the intrinsic silicon surface before n+ deposition
(Sec. 5.2), to passivate defects and, thereby, prevent current crowding.
Output characteristics
The output characteristics of a TFT are measured by increasing Vd at a constant
gate voltage Vg >Vt (right hand graph in Fig. 5.3). In the ideal case, the current Id
first increases linearly (linear regime), and then approaches the saturated value at
Vd  (Vg − Vt) (saturation regime). From the output characteristics information
about Rs can be obtained: A deviation from the linear current increase close to
the origin (Vd ≈ 0 V) towards lower currents indicates a high value of Rs.
For the TFT with characteristics as shown in Figs. 5.2 and 5.3, both the fact
that µ ≈ µs and the linear current increase in the output characteristics, demon-
strate that the series resistance is negligible.
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5.4 Device modeling
In this section we derive the linear transfer characteristics of a-Si:H TFTs theoret-
ically. This is based on a model to calculate the electrical potential in the silicon
by solving Poisson’s equation numerically within a finite-difference scheme by an
implicit routine. This method is similar to the one reported by DEANE et al. [122],
who developed a numerical scheme to solve Poisson’s equation, thereby, calculat-
ing both the electrical potential and the defect density-of-states (DOS) distribution
in the silicon band gap. This was done in an iterative self-consistent method ac-
cording to the defect-pool model [40,42]. In this manner, they could adjust the
model parameters by fitting simulated curves to measured characteristics.
We, however, neither aim to determine the a-Si:H DOS accurately, nor do we
want to reproduce the exact TFT characteristics. Rather, we use the simulations
to obtain qualitative results, predicting and understanding trends. This is done
to gain insight into the basic mechanisms determining the TFT characteristics,
and, in particular, to understand the role of the a-Si:H DOS. The parameters that
were used in the model are listed in the Appendix. Most of them were adopted
from Ref. [122], some parameters have been replaced by values that we have
determined for our a-Si:H films.
5.4.1 The model
We calculated the linear transfer characteristics of an a-Si:H n-channel TFT. The
device is modeled in one dimension, namely, in the direction across the layers
(x direction in Fig. 5.4). This is a reasonable approximation, since the lateral
dimensions are orders of magnitude greater. Furthermore, we consider small drain
voltages Vd  Vg. Potential variations in lateral direction are hence negligible.
The following simplifying assumptions have been made: (1) The silicon/insulator
interface is abrupt, without a transition region. (2) The conduction-band offset is
infinitely high and no electrons leak across the gate insulator. (3) The source and
drain contacts are ohmic with negligible series resistances. (4) No band bending
is present at the a-Si:H surface.
We first derive the basic equations that are necessary to calculate the sheet
conductance G, which is given by the integrated density of mobile electrons n
(per unit area) by
G = e · n · µe, (5.4)
with e the elementary charge. We assume that all electrons in extended states are
mobile having a mobility µe, whereas electrons in states within the mobility gap
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Figure 5.4: Left: Electron potential diagram of a Metal-Insulator-Semiconductor (MIS)
structure. The dashed line marks the Fermi levelE f = Ef,0+φ(x), withEf,0 the intrinsic
Fermi level (dotted curve) and φ(x) the electronic potential. Shaded areas represent bands
that are fully occupied with electrons. Right: Schematic density-of-states diagram for a-
Si:H close to the insulator, with the positions of Ef and Ef,0 marked by the dashed and
dotted line, respectively.
are localized, with vanishing mobility. The total density of charge that is induced
in the silicon is given by
Qind = −Ci · Vg −Qfix, (5.5)
with Qfix the density of fixed charge in the gate insulator.
Let us assume that in a hypothetical device Qind consists of mobile electrons
only, thus Qind = −e · n. By substituting this into Eq. 5.5, and comparing then
Eq. 5.4 with Eq. 5.2, we can see that µ and µe are identical. This, however, is
not the case for a realistic a-Si:H TFT, with a field-effect mobility of typically
1 cm2/Vs, whereas the electron mobility is around 10 cm2/Vs. The reason for the
lower field-effect mobility is the presence of shallow trap states, which lead to
a conduction mechanism based on a multiple-trapping process. Thereby, a large
fraction of electrons resides in trap states, and is not mobile. In other words, µFE
is a ’drift mobility’, in contrast to the ’free-electron mobility’ µe.
More realistically, the total induced charge consists of free electrons, electrons
in conduction-band-tail states (nbt), negative defects (D−), and positive defects
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(D+). The density of free holes and holes in valence-band-tail states can be ne-
glected under electron accumulation. The total charge density per unit area is the
integral over the sum of all density contributions (in cm−3)
Qind =
∫ dSi
0
ρ(x)dx = e
∫ dSi
0
(D+(x)−D−(x)− nbt(x)− n(x))dx,
(5.6)
with dSi the thickness of the silicon film. We neglect any contribution from (lo-
calized) interface states, which would add another term (−e · nit) to Qind.
As a consequence of the space charge, an electrical potential φ(x) (’band
bending’) is built up in the silicon, which can be calculated from Poisson’s equa-
tion
d2φ(x)
dx2
= −ρ(x)
,Si
, (5.7)
with ,Si = 11.9 the silicon dielectric constant. The Fermi level in the silicon
layer is defined as Ef(x) = Ef,0 + φ(x). Thereby, Ef,0 is the intrinsic Fermi
level, which is close to mid gap for undoped a-Si:H. In the electron-potential
diagram in Fig. 5.4, Ef(x) and Ef,0 are depicted by the dashed and the dotted
lines, respectively.
At each x position Ef(x) determines the occupation of the states in the silicon
band gap. Thereby, the densities of occupied states can be calculated from the
density-of-states and the occupancy functions. For the band-tail states this is
nbt(x) =
∫ ∞
−∞
Nbt(E) · ffd(E,Ef(x)) · dE, (5.8)
with Nbt the DOS of the conduction-band tail and ffd the Fermi-Dirac occupancy
function.
The occupation of the defect states is calculated in the same manner, by as-
suming a certain defect DOS distribution, and using the dangling-bond occupancy
functions (see Appendix) to calculate the density of positive defects (D+) and that
of negative defects (D−).
The density of mobile electrons is given in good approximation by
n(x) = Nc · exp
(
Ef(x)− Ec
kBT
)
dx, (5.9)
Nc being the effective density of states at the conduction-band edge Ec, kB the
Boltzmann factor, and T the absolute temperature.
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Poisson’s equation is solved numerically on a discrete spatial grid with 113 x
values, and ∆x’s ranging from 0.5 nm at the interface (x = 0) to 5 nm at the silicon
surface (x = dSi). This type of grid accounts for the larger density gradients close
to the interface. As boundary conditions a fixed interface band bending φ(0) is
chosen and flat bands are assumed at the silicon surface
dφ
dx
|dSi = φ(dSi) = 0. (5.10)
From the electrical potential φ(x) the spatial charge distribution in the silicon
is calculated according to Eqs. 5.8 and 5.9. Therefore, a certain DOS distribution
in the silicon band gap is assumed, defined on an equidistant grid with ∆E =
0.01 eV. The density of band-tail states is assumed to decay from the mobility
edges towards mid gap, first linearly then exponentially, with parameters as listed
in the Appendix.
The defect density is calculated according to the defect-pool model [40,42],
with a DOS distribution defined by the Fermi level under thermal equilibrium.
Therefore, Poisson’s equation is solved at 500 K with zero gate bias. This is done
by iteratively finding the value for φ(0) at which, after solving Poisson’s equation,
the space charge in the silicon compensates the fixed charge in the insulator. For
each iteration, the defect DOS distribution in the silicon band gap at each position
in the layer is calculated depending on the local Fermi level Ef (x).
For zero fixed charge, this calculation is trivial, since no charge is induced in
the silicon and the electrical potential is zero (flat-band condition). Consequently,
the defect DOS distribution over the entire silicon layer is that of intrinsic a-Si:H.
We assume three Gaussian defect peaks Dn(E), Di(E), and Dp(E), as depicted
in Fig. 3.1, with a width of σ = 190 meV each. The peak positions result from
the position of the intrinsic Fermi level Ef,0 = 0.95 eV, assuming a mobility
gap of 1.8 eV, and the correlation energy U = 0.2 eV. Furthermore, we assume
that the peak position of the negatively charged Dn and that of the positively
charged Dp are separated by 0.45 eV. This value is experimentally observed ([42]
and Refs. therein). These parameters result in 0.53 eV, 0.85 eV, and 1.18 eV
for the peak positions of Dn, Di, and Dp, respectively. We assume the defect
densities (integrated over energy) for intrinsic a-Si:H to be Di,0 = 1016 cm−3 and
Dn,0 = Dp,0 = 2 × 1016 cm−3.
If a fixed charge is present in the gate insulator, the situation is different. Then,
charge is induced in the silicon also at Vg = 0 V, resulting in an electrical potential
φ(x). In other words, the Fermi level Ef(x) deviates from its intrinsic position
Ef,0. According to the defect-pool model, this leads to a deviation of Dn and Dp
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Figure 5.5: One-electron density-of-states at different positions in the silicon film of an
a-Si:H/a-SiN1.5:H TFT. In direction of the arrows: from the interface (x = 0) to the
silicon surface (x = dSi).
from their intrinsic values Dn,0 and Dp,0. The value for Di(x) is constant.
Dn(x) = Dn,0 · exp(βn(Ef(x)− Ef,0)) (5.11a)
Di(x) = Di,0 (5.11b)
Dp(x) = Dp,0 · exp(−βp(Ef(x)− Ef,0)) (5.11c)
We assume βn = βp = 10 eV−1 [40].
For positive gate charge, as is the case for an a-SiN1.5:H gate dielectric, neg-
ative charge is induced in the silicon, with a high density close to the interface.
Here, the Fermi level is shifted towards the conduction band, and, according to
Eqs. 5.11a and 5.11c, the contribution from Dn is large and that of Dp is small.
Consequently, the distribution in the band gap is asymmetric, with a high density
in the lower half of the band gap and a low density in the upper half. At the sili-
con surface (x = dSi), where the Fermi level is at its intrinsic position, the defect
DOS is that of intrinsic a-Si:H. The one-electron DOS distribution (including the
band-tail DOS) at different x positions in the silicon layer is plotted in Fig. 5.5.
After the defect DOS distribution has been calculated, Poisson’s equation is
solved at room temperature. From the integrated density of induced charge Qind
(Eq. 5.6), the gate voltage Vg is calculated according to Eq. 5.5. From the inte-
grated density of mobile electrons n, the sheet conductance G is calculated fol-
lowing Eq. 5.4. By solving Poisson’s equation for an array of values for φ(0), the
linear transfer characteristics G(Vg) are obtained.
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Figure 5.6: Simulated characteristics of an a-Si:H/a-SiN1.5:H TFT. Top: linear transfer
characteristics. Bottom: integrated densities of defects, electrons in band-tail states, free
electrons, and the total induced charge.
5.4.2 Results
We simulated the linear transfer characteristics of TFTs with a 200 nm thick a-
Si:H film, and with either a nitride or an oxide gate insulator. First, the nitride
TFT is discussed. We used Ci = 2.2× 10−8 Fcm−2 and a positive fixed charge of
Qfix/e = 1012 cm−2. This is equivalent to a 300 nm thick a-SiN1.5:H layer with
properties as listed in Table 4.1. The simulated linear transfer characteristics are
plotted in the upper graph of Fig. 5.6. By fitting a straight line to G in the range of
10−12 – 10−10 Ω−1, as plotted on the logarithmic scale, an inverse sub-threshold
slope of S = 0.2 V/dec is derived. From the plot on the linear scale, we determine
a field-effect mobility of µFE = 0.75 cm2/Vs (slightly depending on Vg), and a
threshold voltage of Vt ≈ 4 V. This was done by fitting a straight line (dashed) to
the linear part of G, using Eq. 5.2 to calculate µFE and Vt. The three values are in
reasonable agreement with experimentally obtained values (compare Fig. 5.8).
The lower graph of Fig. 5.6 depicts the calculated densities of defects, elec-
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trons in band-tail states, and mobile electrons. From this plot we define two
regimes, separated at Vg = 1 V.
For Vg < 1 V all accumulated carriers are trapped in defect states (dotted
curve). In other words, by varying Vg, the Fermi level at the interface is swept
through these states. In this region it is in principle possible to determine the de-
fect DOS distribution (above mid gap) at the interface from G(Vg). In practice,
however, the off-current of typically 10−12 A masks the low-G region. This cur-
rent can be caused by an accumulation layer at the silicon surface. At this current
the Fermi level at the interface is at an energetic position of ∼1.4 eV (Fig. 5.5).
This demonstrates the limitations of an experimental method for determining the
DOS distribution of deep defects from the TFT characteristics measured at room
temperature. Only the shallow defect states not deeper than ∼0.4 eV below Ec
can be probed.
To obtain the sensitivity of the transfer characteristics to changes in the defect
density, we varied the model parameter ’total defect density’ (Dn,0+Di,0+Dp,0)
between 5 × 1015 cm−3 and 5 × 1017 cm−3. After calculating the defect DOS
distribution, this is equivalent to an one-electron DOS at the interface at an energy
of 1.4 eV of 8 × 1015 cm−3 eV−1 and 2 × 1017 cm−3 eV−1, respectively. As a
result Vt and S increased with increasing defect density, namely Vt = 1 → 10 V
and S = 0.05 → 0.85. The field-effect mobility remains unchanged.
For Vg > 1 V the charge in the defect states remains constant, and newly accu-
mulated carriers become mainly trapped in tail states (dashed curve). The density
of free electrons (solid curve) is clearly below that of the tail states, increasing
with a nearly constant ratio n/nbt. The field-effect mobility µFE depends pri-
marily on the density of tail states. By increasing the characteristic energy of
the conduction-band tail from Ec0 = 25 meV to 35 meV, µFE decreases from
0.9 cm2/Vs to 0.6 cm2/Vs. The effect on S and Vt is small. We want to stress the
relative effect on µFE, since the absolute values are sensitive to model parameters
which are not known with enough accuracy, such as Nc and µe.
From the theoretical point of view, the voltage separating these two regimes
at 1 V could be denoted the ’threshold voltage’. The experimental value, as de-
termined from the fit with a straight line, is Vt ≈ 4 V and above this theoretical
value. Independent of this difference we conclude that in good approximation, Vt
is determined by the total density of defects. Above Vt most carriers are trapped
in tail states.
Next, we study the band bending and the spatial distribution of charge in the
silicon. The top graph of Fig. 5.7 shows the electrical potential φ(x) in the silicon
film for the same simulation that is shown in Fig. 5.6. A positive φ means band-
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Figure 5.7: Simulated electrical potential for three different gate voltages (top), and the
charge distribution for Vg = 12 V (bottom) in the a-Si:H film. The same parameters as
for the simulations shown in Fig. 5.6 were used.
bending downwards in Fig. 5.4, resulting in electron accumulation. At Vg = -
2.6 V it is φ(0) = 0, which is equivalent to a mid-gap position of the Fermi level
at the interface. In a c-Si MOSFET this voltage is denoted the ’flat-band voltage’,
since the electrical potential φ(x) is zero across the entire c-Si layer. In the case of
a-Si:H, however, flat-bands conditions do not exist when assuming that the defect
density is inhomogeneous over x. The charged defects then lead to φ(x) = 0, in
line with the results in Ref. [122].
For Vg = 0 V the bands are bended, which becomes even more pronounced at
Vg = 12 V. At this voltage, enough free electrons are accumulated at the interface
to form a conductive channel, and the TFT is in the on-state. The charge distri-
bution in the silicon layer under these conditions is shown in the lower graph of
Fig. 5.7. We find that 80 % of all mobile electrons are accumulated in an only
5 nm thick layers at the interface (13 nm for 99 %). We define the 5 nm as the
’channel depth’. The charge transport in the TFT on-state and the defect creation
under gate-bias stress occure within this layer. Furthermore, it becomes clear
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from Fig. 5.7 that the space charge in the channel is dominated by electrons in
conduction-band-tail states, whereas negative defects dominate in the bulk of the
film.
Next, we discuss the simulation results for an oxide TFT. We used Ci = 2.3
× 10−8 Fcm−2 and zero fixed charge. This is a good approximation of what is
expected for a 150 nm thick thermally grown SiO2. Simulations with the same
a-Si:H model parameters as for the nitride TFT yielded µFE= 0.75 cm2/VS, Vt =
7 V, and S = 0.3 V/dec. Clearly, Vt and S are larger than for the nitride TFT. This
is due to the different defect DOS distribution in the silicon film, with a high den-
sity in the upper half of the band gap. Since no fixed charge was present, no band-
bending occurred during defect equilibration (’flat bands’). As a consequence, the
defect DOS distribution is, independently of x, distributed symmetrically around
mid gap, with the same shape as in the case of the nitride TFT near to the silicon
surface (compare Fig. 5.5).
In contrast to Vt and S, the field-effect mobility µFE is the same as for the ni-
tride TFT. This is because µFE primarily depends on the width of the conduction-
band tail of the amorphous silicon, which is independent of the choice of the
insulator.
Experimental evidence for this theoretical result, namely, a rather symmetric
defect DOS in oxide TFTs and an asymmetric distribution in the case of nitride
TFTs, is obtained from the characteristics of ambipolar TFTs, as discussed in
Sec. 6.2.1.
5.5 The silicon/insulator interface
The performance of a TFT critically depends on the quality of the silicon/insulator
interface, since the charge transport path is in close proximity to this interface.
The density of localized states in this region determines the device properties sub-
stantially. Such states are located within the insulator, directly at the interface,
or within the silicon. For the TFT modeling (Sec. 5.4), only the latter have been
considered. It is more realistic, however, to assume that all these states influence
the device performance. Furthermore, for the modeling we assumed an atomically
sharp transition from the a-SiN1.5:H to the a-Si:H layer. The a-SiN1.5:H/a-Si:H
interface indeed seems to be relatively abrupt, with an upper limit for the thick-
ness of a transition layer of 1.8 nm, as has been shown by a number of researchers
([120] p. 421 and Refs. therein). This is smaller than the channel depth, being
around 5 nm, but it also indicates that we may have to take into account that the
properties of the a-Si:H in the channel deviates from that in the bulk of the a-Si:H
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layer.
The states in an a-Si:H TFT were denoted ’fast’ or ’slow’ states [123], de-
pending on their response time as measured by transient photocurrent and voltage
sweepout measurements [124]. Fast states easily communicate with the free car-
riers in the a-Si:H, and are hence located in the a-Si:H layer or directly at the
interface. States in the silicon can either be the shallow band-tail states, or de-
fect states (Sec. 3.2). The density of shallow states substantially influences the
field-effect mobility, whereas the density of defect states determines the thresh-
old voltage and the sub-threshold slope. This has been demonstrated by device
modeling (Sec. 5.4).
Localized states that are located directly at the interface may be caused by lat-
tice mismatch or an intermixing of the two materials, which results in a thin layer
of sub-stoichiometric a-SiNx:H having a high defect density. With respect to their
effect on the TFT characteristics, the density of these states either adds to that of
the shallow tail states or to that of deep defect states in the a-Si:H, depending on
their energetic position relative to the conduction-band edge in the silicon. Shal-
low interface states reduce the field-effect mobility, whereas deep states result in
a shift of the threshold voltage. It has been shown that the interface-state density
critically depends on the sequence of a-Si:H and insulator deposition. The higher
mobility of bottom-gate a-Si:H TFTs compared to top-gate TFTs, in which the
silicon nitride is deposited on top of the silicon, was ascribed to a lower density
of such states due to reduced ion bombardment during a-Si:H deposition as com-
pared to silicon-nitride deposition [124,125]. In bottom-gate TFTs their density
primarily depends on the silicon deposition conditions. Possible interface treat-
ments, such as a hydrogen plasma treatment before a-Si:H deposition [126,127],
can reduce the interface state density.
In contrast to fast states, slow states are located within the gate insulator and
these hardly communicate with the free carriers in the silicon. In stoichiometric
and N-rich silicon nitride they are generally associated with Si dangling bonds, de-
noted ’K centers’ (Sec. 4.2.2). Once carriers are injected into such states, they add
to the fixed charge of the gate insulator. In metal-nitride-oxide-silicon (MNOS)
memory devices [128] this property is used for long-term charge storage. In thin-
film transistors, however, charge injection into slow states leads to the undesirable
threshold-voltage shift (Chap. 6).
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PECVD a-Si:H (MHz) 13.56 30 50 70 50
Gate insulator a-SiN1.5:H SiO2
Vt (±0.1 V) 2.0 1.8 2.1 1.8 8.0 ±0.5
µ (±0.01 cm2/Vs) 0.64 0.68 0.72 0.70 0.95 ±0.05
S (±0.1 V/dec) 0.3 0.3 0.3 0.3 0.5
Table 5.1: Properties of bottom-gate TFTs with PECVD a-Si:H deposited in the ASTER
system in the α regime at various discharge frequencies and a substrate temperature of
250◦C. More details on the a-Si:H properties are listed in Table 3.1.
5.6 TFTs with plasma-deposited a-Si:H
We investigated TFTs with either thermally grown SiO2 or a-SiN1.5:H as gate
insulator and with plasma-deposited a-Si:H. For a comparison of the properties of
oxide and nitride TFTs the a-Si:H layer was deposited at a discharge frequency of
50 MHz and a substrate temperature of 250◦C.
The characteristics of oxide TFTs have been shown in Figs. 5.2 and 5.3. From
these curves we derived a threshold voltage of Vt = 8 V, a field-effect mobility of
µ = 0.95 cm2/Vs, and an inverse sub-threshold slope of S ≈ 0.5 V/dec.
Transistors with an a-SiN1.5:H gate insulator revealed values of Vt = 2.2 V,
µ = 0.5 cm2/Vs, and S = 0.4 V/dec. The lower values of Vt and S for nitride
TFTs are in agreement with experimental and theoretical results reported else-
where [129]. As device modeling has shown, it can be explained by a lower defect
density in the upper half of the band gap, in the channel region. In Sec. 6.2.1 this
is experimentally shown on ambipolar TFTs.
The linear field-effect mobility of the nitride TFT is significantly lower than
that of the oxide TFT. We exclude the influence of a possible large series resis-
tance, since measurements in the saturation regime revealed the same value for the
mobility. Furthermore, the same contact layout was used for both types of TFTs.
Rather, we suppose that the a-SiN1.5:H/a-Si:H interface has an inferior electronic
quality, with more trap states, as compared to the SiO2/a-Si:H interface. Different
explanations are possible: (1) The surface of as-deposited nitride contains more
defects than the SiO2 surface. (2) The nitride is damaged under conditions as used
for the deposition of the a-Si:H layer, i.e. by the ion bombardment. The oxide,
on the other hand, might be more robust under these conditions. (3) A different
initial growth of a-Si:H or intermixing with the nitride results in an inferior silicon
material in the interface region in the case of the a-SiN1.5:H substrate.
In the following, we show that process (2) and/or (3) appear to contribute.
We studied a series of TFTs with a-SiN1.5:H gate insulators and different types
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Figure 5.8: Transfer characteristics of a TFT with PECVD (50 MHz) a-Si:H and an a-
SiN1.5:H gate dielectric.
of a-Si:H deposited by Very High Frequency (VHF) PECVD, with discharge fre-
quencies in the range of 13.56 – 70 MHz. The pressure and the plasma power were
adapted to deposit all films in the α regime with a deposition rate of ∼0.2 nm/s.
More details on the a-Si:H deposition and material properties are given in Sec. 3.4.
Transistors with an inverted-staggered structure were fabricated at Philips Re-
search Laboratories (Redhill, U.K.). The TFTs had the same layer thicknesses as
the devices discussed above. Only the channel geometry was different, namely,
the channel width was W = 6283 µm, and the length was L = 50 µm. As sub-
strates chromium-coated glass was used as the common gate.
The characteristics of such a TFT are shown in Fig. 5.8. All devices have low
off-currents around 10−12 A, and a steep sub-threshold swing of S ≈ 0.3 V/dec.
The threshold voltage of Vt = (2 ± 0.2) V is the same for all devices. The field-
effect mobility was derived from the saturation value of the derivative of the linear
transfer characteristics. The results are listed in Table 5.1. Values determined in
the saturation regime did not diverge substantially from the value derived in linear
regime, thus, µ is not limited by the series resistance. As can be seen, µ tends
to increase slightly with increasing discharge frequency and decreasing plasma
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HWCVD silicon a-Si:H a-Si:H a-Si:H het-Si:H het-Si:H
Ts (◦C) 340 430 430 450 510
Gate insulator a-SiN1.5:H SiO2
Vt (±0.5 V) 1.9 ±0.1 2.5 10.0 5.0 5.0
µFE (±0.05 cm2/Vs) 0.61 ±0.01 0.45 0.8 1.5 1.1
S (±0.1 V/dec) 0.3 0.6 1.0 0.5 0.5
Table 5.2: Properties of bottom-gate TFTs incorporating hot-wire-deposited silicon films.
For the 340◦C TFT the silicon and the nitride were deposited in the ASTER system with-
out vaccum break. The silicon layers for the other devices were deposited in the PASTA
system. More details on the silicon properties can be found in Table 3.2.
power. We suggest that the higher mobility is due to softer plasma conditions. A
lower ion energy and density probably leads to less damage of the nitride surface
during the initial stage of a-Si:H deposition. This leads to less interface (trapping)
states, hence a higher mobility.
5.7 TFTs with hot-wire-deposited silicon
Bottom-gate thin-film transistors based on hot-wire-deposited silicon have been
made with either a thermally grown SiO2 or an a-SiN1.5:H gate insulator. The
deposition conditions and properties of silicon films can be found in Sec. 3.5. An
overview over the device properties is given in Table 5.2.
TFTs with a-Si:H deposited at 340◦C have been deposited in the ASTER.
The PECVD a-SiN1.5:H, the HWCVD a-Si:H, and the PECVD n+ a-Si:H con-
tact layer have been deposited in dedicated deposition chambers, at substrate tem-
peratures of 400◦C, 340◦C, and 250◦C, respectively. This was done during one
vacuum pump-down. The nitride and the n+ layer were the same as for the VHF-
PECVD a-Si:H TFTs, presented in the previous section. The back-channel etch-
ing, performed at Philips Research Laboratories, was done in the same batch with
the VHF TFTs. Differences in the device properties of these TFTs can, hence,
entirely be ascribed to differences in the silicon-layer properties.
From the transfer characteristics, as shown in Fig. 5.9, we derived Vt ≈ 2 V,
µ = 0.61 cm2/Vs, and S = 0.3 V. These values are comparable to those obtained
for the VHF TFTs (Table 5.1), with only a slightly lower field-effect mobility. The
good device characteristics demonstrate the compatibility of hot-wire a-Si:H with
conventional TFT processing technology. We emphasize that the silicon film has
been deposited at a rate of 1.4 nm/s, seven times faster than for the PECVD a-Si:H.
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Figure 5.9: Transfer characteristics of a TFT with HWCVD a-Si:H (Ts = 340◦C) and a
PECVD a-SiN1.5:H gate dielectric.
The TFTs discussed in the following were deposited in the PASTA system,
except for the a-SiN1.5:H layer. For these devices exposure to the ambient be-
fore silicon deposition was unavoidable. For TFTs incorporating an a-Si:H layer
deposited at 430◦C, either a SiO2 or an a-SiN1.5:H gate insulator was used. The
nitride TFTs were on a glass substrate with patterned gate contacts.
Comparing the properties of the nitride- with those of the oxide TFTs, the
same differences as for their plasma counterparts (previous section) are observed.
The lower values of Vt and S in the case of the nitride TFT are explained with the
different defect distribution in the silicon, due to the positive fixed charge in the
a-SiN1.5:H. The lower mobility may be due to interface deterioration during the
deposition of the a-Si:H. In the case of the PECVD a-Si:H this interface damage
has been ascribed to ion bombardment. During hot-wire deposition, however, no
ion bombardment is present. Alternatively, the flux of atomic hydrogen to the
substrate, typical for HWCVD, might lead to an interface deterioration. The H
radicals could etch the nitride during the initial stage of silicon deposition. How-
ever, the TFTs with the HWCVD a-Si:H deposited at 340◦C had a higher mobil-
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ity, even though the properties of this silicon (E0, Nd) are inferior (Table 3.2).
Furthermore, H etching is expected to be even more efficient at lower substrate
temperatures, as shown in Ref. [83]. This suggests that H radicals are not the
explanation for the low mobility. Rather, the high a-Si:H deposition temperature,
which was above that of the a-SiN1.5:H, can lead to hydrogen out-diffusion, and
formation of an interface with a larger density of trap states.
Heterogeneous silicon (het-Si:H), deposited at 450◦C and 510◦C, has been
incorporated in bottom-gate TFTs with SiO2 gate insulators [69]. The bulk of
these films contains crystallites. The interface region, situated in the incubation
phase, is predominantly amorphous (Sec. 3.5.2). To adjust for the low band gap of
the het-Si:H (at the layer surface), microcrystalline n+-doped silicon was imple-
mented as contact layer instead of amorphous silicon. Bottom-gate TFTs yielded
high field-effect mobilities reaching 1.5 cm2/Vs, thereby, maintaining relatively
low values for Vt and S. Also the off-current was low, in the range of 10−12 –
10−11 A.
In contrast to bottom-gate TFTs with an amorphous-like field-effect mobility,
top-gate transistors are expected to have higher mobilities. In such devices the
channel is situated in the predominantly crystalline phase of the silicon surface.
We incorporated het-Si:H of the 450◦C type (Poly2, Sec. 3.5.2) in devices, with
a PECVD SiO2 gate insulator. TFTs with a 1.5 µm thick silicon layer, reached
mobilities of 4.7 cm2/Vs [130]. This value is high as compared to the mobility
of bottom-gate TFTs. However, it is low if compared to that of state-of-the art
polycrystalline silicon TFT, as obtained e.g. from excimer-laser annealing [11],
with mobilities above 200 cm2/Vs. In the case of het-Si:H the crystal orientation
is perpendicular to the direction of current flow. The grain boundaries between
the crystals, hence, reduce the carrier mobility. Furthermore, the film surface is
rough, due to the protruding crystals, which reduces the field-effect mobility for
geometrical reasons. Finally, the devices were fabricated with a long duration of
air exposure between silicon deposition and SiO2 deposition. This may deteriorate
the electronic interface properties. Therefore, an optimized het-Si:H deposition
and TFT fabrication procedure, including interface-state passivation, is expected
to improve the mobility substantially.
5.8 Towards an All-Hot-Wire TFT
After having shown that TFTs with hot-wire-deposited a-Si:H films and SiO2 or
PECVD a-SiN1.5:H gate insulators have excellent properties, we aim for TFTs
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Figure 5.10: Top: linear transfer characteristics of a TFT with both a-Si:H and a-SiN x:H
deposited by HWCVD. Bottom: output characteristics of this device.
with all layers deposited by HWCVD. In this section, we describe the results on
bottom-gate TFT with hot-wire deposited a-SiNx:H gate dielectrics. Two types of
nitrides have been used, denoted HWSiN1 and HWSiN2 in Table 4.1. Films of the
type HWSiN1 had a compact structure and a band gap of about 4.1 eV. Layer of
type HWSiN2 were porous with a band gap around 5 eV. This material exhibited
post-deposition oxidation when exposed to air.
We incorporated a 300 nm thick layer of the high-band-gap nitride (HWSiN2)
in PECVD a-Si:H TFTs. These devices exhibited good transfer characteristics
with values of Vt = 3 V and µFE = 0.6 cm2/Vs. Transistors with a hot-wire a-Si:H
film (Ts = 250◦C ) instead of the plasma a-Si:H, however, had poor properties.
We speculate that this is related to the porous structure of the a-SiNx:H layer,
which is, apparently, compatible with the PECVD a-Si:H overlayer, but not with
the hot-wire a-Si:H film.
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Therefore, we used the more dense a-SiNx:H of type HWSiN1. The a-Si:H
was deposited by HWCVD at a substrate temperature of 250◦C (Table 3.2). The
initial threshold voltage of such TFTs was Vt ≈ 4 V. This value rapidly shifted
towards higher values upon gate-voltage application. We suggest that this is due
to charge injection into the nitride, which is studied in more detail in the subse-
quent chapter. At a threshold voltage of Vt = 15 V the TFT reached a reasonable
stability, and the device characteristics could be measured. Figure 5.10 shows the
linear transfer and the output characteristics. A field-effect mobility of µ = 0.3
cm2/Vs was deduced.
The reason for the instability of Vg could be related to the relatively low band
gap of the HWSiN1 material and, hence, the charge injection of electrons into
states in the nitride band gap. Another explanation is the impact of atomic hy-
drogen during the initial stage of a-Si:H deposition. To resolve the effect of the
atomic hydrogen on the nitride, we compared TFTs deposited under identical con-
ditions, except for an additional hydrogen treatment. Namely, prior to a-Si:H
deposition the nitride was exposed to H2 gas for 15 minutes, with the substrate
temperature and the filaments temperatures being the same as during a-Si:H de-
position. Such a hydrogen treatment was beneficial for the properties of TFTs
with thermally grown SiO2 gate insulators. For HWCVD a-SiNx:H, however, the
experiment revealed that the TFT prepared with a treatment exhibited very poor
device performance, whereas devices prepared without treatment had character-
istics as shown in Fig. 5.10. This demonstrates that the properties of HWSiN1
deteriorate under the conditions of the hydrogen treatment. We speculated that
atomic H during the initial stage of the silicon deposition leads to defect creation
and etching of the nitride.
5.9 Conclusions
We summarize the results of this chapter as follows:
• Device modeling, based on a defect DOS distribution in the a-Si:H accord-
ing to the defect-pool model, explained the main features of the transfer
characteristics of a-Si:H TFTs with either a nitride or an oxide gate insula-
tor.
• State-of-the-art bottom-gate a-Si:H/a-SiN1.5:H TFTs were fabricated, with
either VHF-PECVD or HWCVD a-Si:H, having field-effect mobilities of
0.6 – 0.7 cm2/Vs.
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• TFTs with HWCVD het-Si:H, having a certain crystalline volume frac-
tion, reached mobilities of 1.5 cm2/Vs in bottom-gate configuration and
4.7 cm2/Vs in top-gate configuration.
• A proof-of-concept for an ’All-Hot-Wire TFT’ was presented. A bottom-
gate transistor with both the silicon and the silicon nitride deposited by
HWCVD had a field-effect mobility of 0.3 cm2/Vs.
Hot-wire CVD is an attractive technique for the deposition of large-area de-
vices based on thin-film silicon, due to the high deposition rates and the scalability
to large areas [23]. Furthermore, it is a cost-effective deposition method due to
the relatively simple technical layout, because no plasma is needed. We demon-
strated that hot-wire a-Si:H can replace plasma-deposited a-Si:H in bottom-gate
TFTs with a PECVD a-SiN1.5:H gate dielectric. In this case the deposition rate of
the silicon is seven times higher than that of the PECVD a-Si:H, without sacrific-
ing TFT performance. Our results on TFTs with both the silicon and the nitride
layer deposited by HWCVD, showed that All-Hot-Wire TFTs are feasible. Also
the n-layer can be made by HWCVD as was shown in [95,131]. Further work is
needed to improve the threshold-voltage stability of such transistors.
In very-high-frequency PECVD, as compared to the commonly used PECVD
at 13.56 MHz, the discharge frequency is an additional parameter to optimize the
performance of a-Si:H TFTs. We showed that by using a lower plasma power and
a high frequency (50 – 70 MHz), a-Si:H is deposited at the same rate, resulting in
TFTs with higher field-effect mobility than for devices with a-Si:H deposited at
13.56 MHz. We ascribed this to a lower density of charge-trapping states at the
a-Si:H/a-SiN1.5:H interface, due to less damage by ion bombardment.

6 Stability of thin-film transistors
6.1 Introduction
Thin-Film Transistors (TFTs) based on hydrogenated amorphous silicon (a-Si:H)
suffer from a limited stability. Prolonged gate-bias application results in a thres-
hold-voltage shift and can change the sub-threshold slope of the transfer charac-
teristics. This effect was first studied in the mid 1980’s [47–49,132,133,73] and is
to date a subject of intense research [34,134,135]. This is due to the technologi-
cal relevance of a high TFT stability and the scientific interest in the fundamental
aspects of a-Si:H metastability.
In general, two processes have been identified to be responsible for the TFT
instability [133]. Firstly, carrier injection into the gate insulator, thereby, increas-
ing the insulator fixed charge and shifting the transistor characteristics [132,73].
Secondly, creation of dangling-bond defects in the a-Si:H channel region [47–49].
For moderated gate bias, the extent of the first process can be minimized by us-
ing a gate insulator with high electronic quality. In contrast, defect creation in
a-Si:H is believed to be inherent to the amorphous network (Sec. 3.3) and can not
be circumvented. In applications, such as the addressing circuitry of large-area
electronic devices, with both the gate insulator and the a-Si:H being optimized,
the defect creation in a-Si:H limits the devices stability.
For applications both a high TFT stability and a high field-effect mobility are
desirable. While the limited mobility of∼1 cm2/Vs is due to the inherent disorder
of a-Si:H, i.e. the density of conduction band-tail states, the microscopic details
of the a-Si:H metastability are still elusive. Hence, it is crucial to gain insight into
a-Si:H metastability and develop films with an improved stability.
This chapter treats the stability of the TFTs studied in Chapter 5, deposited
by Very High Frequency (VHF) PECVD and by Hot-Wire CVD (HWCVD). For
a comparative study we apply a scheme to quantify the stability of TFTs incor-
porating various types of silicon films and gate insulators. The defect creation in
the a-Si:H is found to be the dominant instability mechanism in the most devices.
We demonstrate that for high silicon deposition temperatures the TFT stability
generally tends to increase. TFTs with the silicon deposited by HWCVD are sig-
nificantly more stable than those with plasma-deposited a-Si:H. We will discuss
the possible microscopic origins for this enhanced stability.
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6.2 Instability mechanism
The origin of the threshold-voltage shift in a-Si:H TFTs that are exposed to pro-
longed gate-bias application has been controversially discussed for a long time
[48,49,133,73,136–140]. Both charge injection into localized states in the gate
dielectric and creation of defect states in the a-Si:H have been suggested as mech-
anism. Figuring out the particular process has been complicated by the fact that
both can occur simultaneously, depending on the gate voltage and the temperature
as well as the type and electronic quality of the gate insulator.
In the case of a-Si:H/a-SiNx:H TFTs an early model ascribed the threshold-
voltage shift to charge injection into the nitride by surface-state assisted tunneling
of carriers from extended states in the silicon to trap states in the nitride [132].
This charge adds to the fixed charge in the insulator. The injected carriers were
assumed to move deeply into the nitride either by variable-range hopping, in case
of a high trap-states density, or by nearest-neighbor hopping for low densities.
This hopping process was suggested to limit the kinetics of the threshold-voltage
shift.
Other groups proposed different models [138–140], e.g. dispersive charge
trapping in a thin defect-rich interface layer [139]. It was suggested that acti-
vated hydrogen, which is present during PECVD [141], results in a 2 – 3 nm thick
interface layer with a gradually varying composition. While the existence of such
a defect-rich layer seems possible, the conclusions are doubtful. A high density of
slow trap states in such a thin layer close to the interface, which can store a large
amount of charge for a long time, is difficult to imagine. We suggest that the re-
sults in Ref. [139] can be explained either by charge injection deeply into the gate
dielectric, as described in Ref. [132], or by defect creation within the amorphous
silicon, as discussed in the following.
In the case of a-Si:H TFTs with thermally grown SiO2 as gate dielectric,
charge injection into the insulator can be neglected, except for very high stress
voltages, which are not used in our study. This is due to the low density of gap
states in the SiO2 and the high band gap around 9 eV [142]. It can be shown that
both negative and positive gate-bias stress results in a positive threshold-voltage
shift [143]. This cannot be explained with charge injection into the oxide, since it
would lead to a negative shift in the case of the negative gate-bias stress. Rather,
the creation of defect states in the silicon is responsible for the threshold-voltage
shift. This has meanwhile been shown by a number of researchers on TFTs with
different gate insulators [47–49,133,136,144,53]. In Sec. 5.4.2 we have demon-
strated the sensitivity of the threshold voltage on the defect density in the silicon.
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Astonishingly, it had taken almost ten years after the discovery of light-induced
defect creation in a-Si:H (Staebler-Wronski effect, 1977, [44]), before defect cre-
ation was considered also for field-effect devices. Early reports on light induced
defect creation in a-Si:H TFTs and its influence on the device characteristics were
published [145]. For the instability under gate-bias stress, however, defect cre-
ation was not considered that time.
Based on results of photo-induced discharge experiments on a-SiNx:H/a-Si:H
TFTs, HEPBURN et al. [47] first proposed that gate-bias stress leads to defect cre-
ation in the a-Si:H. Since it was considered doubtful if this experimental method
indeed measured the defect states in the silicon [136], stressing experiments were
performed on ambipolar transistors, in which the channel current can be carried
either by electrons or by holes. This allowed for an unambiguous distinction
between defect creation and charge trapping [133,49,146]. Further experiments
were performed to distinguish between charge injection and defect creation, e.g.
stressing experiments on TFTs with various a-SiNx:H compositions [73] and on
TFTs with an a-SiNx:H double layer as gate insulator [53].
6.2.1 Experimental observations
To verify these results on our TFTs, we performed gate-bias stressing on ambipo-
lar a-Si:H TFTs having either 150 nm thermally grown SiO2 (‘oxide TFTs’) or
300 nm PECVD a-SiN1.5:H (‘nitride TFTs’) as gate insulator. The capacitance
of the insulator layers was comparable for oxide and nitride TFTs, thus, the same
gate voltage led to comparable amount of accumulated charge in the silicon. The
transistors had an inverted-staggered structure, incorporating the same a-Si:H de-
posited by PECVD with a discharge frequency of 50 MHz. Prior to measuring,
devices were annealed at 180◦C for 1 hour. Subsequently, gate-bias stress of ei-
ther −25 V or +25 V was applied for 1000 s at 60◦C, with the source and drain
contacts being grounded.
After stressing, linear transfer characteristics were measured at room temper-
ature. We measured the electron and the hole branch, thereby, sweeping from
depletion to accumulation through the individual branches. In the low current
regime a slow sweeping rate of 0.02 V/s was chosen to facilitate entire carrier ac-
cumulation and avoid the influence of transient trapping currents. In Fig. 6.1 the
resulting transfer characteristics are plotted. The values for the threshold voltage
Vt and the inverse sub-threshold slope S for the electron and the hole branches,
initially and after gate-bias stressing are listed in Table 6.1.
Generally, the maximum current that is reached in the hole branches is lower
than that in the electron branches. This is due to the lower field-effect mobil-
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Figure 6.1: Linear transfer characteristics (Vd = 5 V) of PECVD a-Si:H TFTs with
thermally grown SiO2 (left) and a-SiN1.5:H (right) as gate insulator in annealed state,
after +25 V, and after −25 V gate-bias stress (1000 s, 60◦C). The hole and electron
branches are observable for negative and positive gate voltages, respectively.
ity under hole accumulation (0.01 cm2/Vs) compared to electron accumulation
(∼1 cm2/Vs). The difference can be explained with the broader valence-band tail
as compared to the conduction-band tail in the a-Si:H. It was shown by device
modeling that the density of tail states predominantly influence the field-effect
mobility (Sec. 5.4.2). Additionally, the lower mobility of holes in extended states
and a high contact resistance for holes are expected to contribute.
The defect density in the a-Si:H channel primarily determines the values of Vt
and S, as has been demonstrated by device modeling (Sec. 5.4.2). The creation of
new defects results in a shift of both branches away from each other, i.e. towards
positive voltages for the electron branch and negative voltages for the hole branch.
Defect removal results in the opposite [133,129]. An increase of the defect density
in the upper (lower) half of the band gap leads to an increase of Se (Sh). A
removal of defect states results in the opposite effect.
In contrast, carrier injection into the insulator leads to a rigid shift of both
branches in the same direction. For electron injection the shift is towards more
positive values, for hole injection it is towards more negative values.
Our results demonstrate that defect creation is indeed the dominating mecha-
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Gate insulator SiO2 a-SiN1.5:H
TFT state ann. +25 V −25 V ann. +25 V −25 V
V et (V) 9.4 19.8 30.0 5.4 13.2 4.7
Se (V/dec) 0.8 1.1 3.0 0.4 0.75 0.7
V ht (V) −6.9 −15.1 −25.2 −31.6 — −35.6
|Sh| (V/dec) 2.5 3.5 2.6 9.4 >10 7.8
Table 6.1: Threshold voltage and inverse sub-threshold slope derived from the electron-
and hole branches of annealed and stressed TFTs as plotted in Fig. 6.1.
nism in all cases, except for negative gate-bias stress of the nitride TFT. This will
be discussed in the following. We do not intend to draw quantitative conclusion
here. This will be subject of subsequent sections. Rather, we aim for a qualitative
treatment.
In the case of the oxide TFT, initially, the hole and the electron branch are
close together and symmetrically around zero. This reflects a low defect density
in the a-Si:H and a symmetrical distribution around mid gap. After application of
either positive or negative gate-bias stress the branches are shifted symmetrically
further apart. This is due to the increase of the defect density in the a-Si:H band
gap. For positive bias stress, defect states are mainly formed in the lower half of
the band gap, whereas for negative bias they are formed in the upper half. This
can be seen from the changes of the sub-threshold slopes. While for positive bias
primarily Sh increases, negative stress results predominantly in an increase of Se.
In the case of the nitride TFTs two aspects are different from the oxide TFT.
Firstly, in the annealed state the electron and hole branch are further apart from
each other and more asymmetrical around zero, with the hole branch being located
at more negative voltages. This reflects the higher total defect density and its
asymmetric distribution in the band gap, with a higher density in the lower half of
the band gap. This distribution was explained with the positive fixed charge in the
a-SiN1.5:H in agreement with the predictions of the defect-pool model [40,42],
and is discussed in more detail in Sec. 5.4.2.
Secondly, the effect of negative gate-bias stress is different compared to the
oxide TFT. Instead of shifting apart, both branches slightly shift to the left. This
indicates hole injection into the nitride. In addition, however, defect states are
created in the upper half of the silicon band gap. This is evident from the in-
crease of Se. For positive gate-bias stress, on the other hand, the observations are
comparable to those of the oxide TFT.
To conclude, it has been demonstrated, and it is widely agreed upon now, that
TFTs with a thermally grown SiO2 gate dielectric exhibit no detectable charge
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injection. For the a-SiN1.5:H gate dielectric moderate positive gate-bias stress re-
sults predominantly in defect creation, while negative bias implicates hole injec-
tion into the nitride. This difference has two reasons. Firstly, the conduction-band
offset at the a-SiN1.5:H/a-Si:H interface is larger than the valence-band offset,
namely, ∼2.2 eV and ∼1.2 eV, respectively ([147] and references therein). This
prevents electrons more efficiently from being injected into the nitride than holes.
Secondly, the valence-band tail of a-SiN1.5:H, which contains hole-trapping states,
is much broader than the conduction-band tail (Sec. 4.2.2).
6.2.2 Theoretical description
In this section we derive the equations for a phenomenological description of the
threshold-voltage shift in TFTs. We consider defect creation in the a-Si:H channel
only. Charge injection into the insulator is excluded as a significant mechanism,
which is a justified assumption for moderate positive gate bias as has been shown
in the previous section. The derived formalism is irrespective of the microscopic
details of the defect-creation process. This will allow us to quantify the stability
of different TFTs.
A comprehensive stability study, and up to date the most elaborated theory on
defect creation in a-Si:H field-effect devices, goes back to the work of JACKSON et
al. [49,52,7], who used metal-insulator-semiconductor structures with SiO2 or
plasma a-SiNx:H as insulator layers. We will follow this formalism in its main
aspects.
In a field-effect device virtually all defects are created in the 5 – 10 nm thick
a-Si:H channel. When sweeping Vg from V ht to V et , i.e. from hole accumulation
to electron accumulation, Ef at the interface is swept through the band gap from
close to the valence-band edge to close to the conduction-band edge. Thereby,
the defect states are recharged from positive to negative. Due to the amphoteric
character of dangling bonds, each state is filled with 2 electrons. The density of
created defect states hence can be written as [133]
∆Nd =
Ci
e
· ∆V
e
t −∆V ht
2
. (6.1)
∆Nd (as all densities in the following) is given per unit area, Ci is the insulator
capacitance per unit area, and e is the elementary charge. ∆Vet and ∆V ht are the
shift of the threshold voltage for the electron and the hole branch, respectively.
Note that ∆V ht is negative in most cases.
Creation of defect states results in a shift of both branches to the same extent,
in opposite direction, thus ∆V et = −∆V ht . This is because at Vg = 0 V the Fermi
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level adapts to changes in the defect density and separates an equal number of
acceptor-like and donor-like states,1 independent of the energetic position of the
created defect states [133].
In the following, we treat the case of electron accumulation. For hole accu-
mulation the calculations are analogous. With ∆Vt = ∆V et = −∆V ht , Eq. 6.1
is
∆Nd =
Ci
e
·∆Vt. (6.2)
This simple equation forms the basis of the method to determine ∆Nd by mea-
suring ∆Vt.
The driving force for defect creation under carrier accumulation is charge trap-
ping into defect-creation sites. This was discussed in Sec. 3.3. Therefore, the rate
at which defects are created depends on the density of excess electrons. For Vg
 Vt the majority of electrons accumulated in the channel resides in conduction-
band-tail states (compare Fig. 5.6), with a density as given by
nbt(t) ≈ Ci
e
· (Vg − Vt(t)). (6.3)
Thereby, we associated Vt with the gate voltage Vg at which the Fermi level at
the interface separates the defect states from the band-tail states. As was shown
in Sec. 5.4.2, the experimentally derived value Vt by fitting Eq. 5.2 to the linear
transfer characteristics is a good approximation.
In the case of stress with a constant Vg, saturation is approached for t → ∞
with nbt → 0. According to Eq. 3.4 this means that also the defect-creation rate
approaches zero. Saturation is reached for Vt(t → ∞) = Vg. Combining this
with Eq. 6.2 and 6.3 yields
n0bt ≈
Ci
e
· (Vg − V 0t ) =
Ci
e
· (Vt(t→∞)− V 0t ) = ∆N satd , (6.4)
with n0bt the initial electron density in conduction-band-tail states and ∆Nsatd the
total density of defects that have been created until saturation. As can be seen,
∆N satd depends on the applied gate voltage only, but it is not dependent on the
a-Si:H stability.2 Equation 6.4 demonstrates that in the course of gate-bias stress
1This disregards that the symmetry usually is distorted by the fixed charge in the insulator, which
is compensated by an equal amount of oppositely charged defects in the a-Si:H. However, it has no
consequences since we regard∆Vt’s.
2In contrast to light-soaking, where Nsatd is commonly used as a measure for the a-Si:H stability.
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the excess charge in the band tail is replaced by charged defects, or
d∆Nd
dt
= −dnbt
dt
. (6.5)
We can now derive the equation for the time dependent threshold-voltage shift
under gate-bias stress by applying Eq. 3.5, which describes defect creation in a-
Si:H under carrier accumulation. By using Eqs. 6.2 and 6.4, and setting α = 1.5
this yields
∆V relt (t) = 1−
(
1 + (t/τ)β
)−2
, (6.6)
with β the dispersion parameter, τ a thermally activated time constant as given in
Eq. 3.2, and
∆V relt =
Vt − V 0t
Vg − V 0t
. (6.7)
The relative threshold-voltage shift ∆V relt is the normalized threshold-voltage
shift, with values between 0 (for the annealed state) and 1 (for the defect-saturated
state). The stretched-hyperbola (SH) time dependence, as given by Eq. 6.6, can
be used to fit TFT stressing data, in line with Refs. [7,54]. This is demonstrated
in the left graph of Fig. 6.2.
To describe the kinetics of dispersive defect relaxation, such as expressed by
Eq. 6.6, a ’demarcation energy level’ was introduced [50], also denoted ’thermal-
ization energy’ [54]
Eth = kBT · ln(ν0t). (6.8)
Thereby, the ’attempt-to-escape’ frequency ν0 depends on the microscopic details
of the relaxation process. In our case, ν0 is interpreted as the ’attempt-to-break’
frequency, for breaking a weak bond. The advantage of using Eq. 6.8 is that it
allows to merge ∆V relt (t, T ) data to a data set ∆V relt (Eth) with a single exper-
imental parameter Eth. Thereby, ν0 is chosen to achieve optimal overlap, such
that all data points fall on a narrow curve. This is demonstrated in the right graphs
of Fig. 6.2. The dependence of Eth on ν0 is weak (logarithmic), and the range
in which ν0 can be chosen is 109 – 1010 s−1. We use ν0 = 109 s−1 resulting in
optimal overlap for data from all TFTs studied in this work.
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Figure 6.2: The relative threshold-voltage shift ∆V relt (Eq. 6.7) obtained from stress-
ing series (Vg = 25 V) on PECVD (13.56 MHz) a-Si:H TFTs with an a-SiN1.5:H gate
insulator. Data from different temperatures T and times t was merged by using the ther-
malization energy Eth (Eq. 6.8) with ν0 = 109 s−1. The experimental results were fitted
(solid curves) with either Eq. 6.6 (top left) or Eq. 6.9 (top right). The resulting fitting
parameters EA and kBT0 are given in the graph. Furthermore, the derivatives of the ex-
perimental data and of the fitted curve are shown.
The physical meaning of the thermalization energy can be explained as fol-
lows. When a dispersive two-level-system, such as shown in Fig. 3.2, is disturbed
from equilibrium (e.g. by applying a gate bias), it relaxes to a new equilibrium.
Thereby, the processes with low barriers will obviously relax faster than those
with higher barriers. This can be described by an energy level Eth, separating in
first-order approximation the defect-creation sites which have converted to defects
(Eact < Eth), from those which have not yet converted (Eact > Eth).
By substituting β = kBT/kBT0, τ as given in Eq. 3.2, and, subsequently, t
and T by Eth as given in Eq. 6.8, Eq. 6.6 can be written as [54]
∆V relt (Eth) = 1−
(
1 + exp[
Eth − EA
kBT0
]
)−2
(6.9)
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Figure 6.3: Stretched exponential (EA = 1.0 eV, ν0 = 109 s−1, β = 0.5) and stretched
hyperbola’s (Eq. 6.9) with ν0 = 109 s−1 and A (EA = 1.0 eV, kBT0 = 50 meV), B
(1.1 eV, 50 meV), or C (1.0 eV, 70 meV).
In the following sections, this equation is used to fit the ∆Vrelt data from TFT
stressing experiments. The two fit parameters EA and kBT0 are a measure for the
TFT stability, or better: the stability of the silicon film within the TFT.
We briefly discuss the meaning of these parameters and their influence on the
shape of the stretched hyperbola. In Fig. 6.3 a number of SH curves with differ-
ent values for EA and kBT0 are plotted. For comparison a stretched exponential
(Eq. 3.1) is included. For large Eth the SH approaches saturation more shallow
than the SE. This is due to the super-linear dependence on nbt (α = 1.5 instead
of 1.0), which becomes most significant for large Eth (nbt → 0).
In the derivative of ∆V relt , the effect of EA and kBT0 can be clearly seen in
the peak position and curve width, respectively. The full-width-at-half-maximum
is FWHM ≈ 3kBT0, and the peak position is Epeak = EA − kBT0· ln(2). The
derivative can be interpreted as the ’density of possible defect-creation sites hav-
ing a barrier Eth multiplied by the probability of occupation of these sites’ [54].
Hence, Epeak represents a typical value for the activation energy for defect cre-
ation.
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6.3 Stability of TFTs with plasma-deposited a-Si:H
Hydrogenated amorphous silicon with a low defect density and a high carrier
mobility, generally denoted ’device-grade’ a-Si:H, is commonly deposited by rf-
PECVD at 13.56 MHz in the α regime, at a low deposition rate of a few A˚/s.
Such layers are dense, with a compact network structure, usually under high com-
pressive stress. TFTs incorporating this material have a relatively high field-effect
mobility but exhibit poor stability under gate-bias stress. In contrast, TFTs with
a-Si:H deposited in the γ’ regime (‘dusty plasma’) at high deposition rates, have
a low mobility but exhibit a high stability [148]. Such silicon films are less
dense and have a more inhomogeneous structure with hydrogen clustering and
microvoids. The intrinsic stress is less compressive, and can be even tensile.
It is of fundamental interest to understand this difference, and identify the
key parameter(s) limiting the TFT stability. Recently, it has been reported [149]
that the stability of TFTs, of which the a-Si:H was prepared with a variety of
deposition parameters (temperature, pressure, hydrogen dilution), is correlated to
the mechanical stress in the a-Si:H film. Thereby, films with a high compressive
stress yielded the most unstable TFTs [149,34]. Assuming that under gate-bias
stress dangling bonds are formed in the a-Si:H by the breaking of weak bonds,
it was argued that short (compressed) Si–Si bonds are the precursors for defect
formation.
Ab initio simulations of a-Si:H supercells with about 500 atoms have indicated
[150] that the energy levels of such short bonds are located in the valence-band
tail, whereas elongated Si–Si bonds are located in the conduction-band tail. The
states in the valence-band tail have generally been thought to be the precursors for
defect formation (weak-bond dangling-bond conversion model [37]), in agree-
ment with the idea of a TFT stability depending on the density of short bonds.
According to these results, a high stability combined with a high field-effect
mobility appears to be contradicting for PECVD a-Si:H TFTs. We consider a-
Si:H deposited by alternative deposition techniques, such as VHF-PECVD and
HWCVD. It was recently shown that TFTs with a high stability, thereby, main-
taining a high mobility, are feasible [151,152].
This section addresses the stability of a-Si:H TFTs deposited by VHF-PECVD
in the α regime, thereby, using discharge frequencies in the range of 13.56 –
70 MHz (Table 6.2). The deposition parameters and properties of the silicon films
are listed in Table 3.1. As gate insulator PECVD a-SiN1.5:H was used. Also a
reference TFT with thermally grown SiO2 was studied.
All nitride TFTs exhibit state-of-the-art characteristics with a steep inverse
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PECVD a-Si:H (MHz) 13.56 30 50 70 50
Gate insulator a-SiN1.5:H SiO2
kBT0 (±1 meV) 63 64 65 65 67
EA (±0.005 eV) 0.918 0.929 0.916 0.922 0.925
Table 6.2: Stability parameters of bottom-gate TFTs with PECVD a-Si:H deposited in
the α regime at various plasma frequencies and a substrate temperature of 250 ◦C. More
TFT properties can be found in Table 5.1.
sub-threshold slope of S ≈ 0.3 V/dec. The initial threshold voltage amounted to
V 0t = 2 ± 0.2 V for all devices. The field-effect mobilities were around 0.6 –
0.7 cm2/Vs, slightly increasing with increasing discharge frequency. The initial
threshold voltage of the oxide TFT is V 0t = 8 V. The larger value is typical for
TFTs with a SiO2 gate insulators. More details on the devices characteristics can
be found in Sec. 5.6.
TFT stressing
We performed stressing experiments by using various gate voltages Vg applied
for 1000 s at a temperature of 40◦C. The stressing voltage was increased step-
wise from 0 to 40 V, and the threshold-voltage shift ∆Vt was measured after each
stressing step. No annealing was performed between stressing steps. It was re-
ported that defect creation weakly depends on the gate voltage, whereas charge in-
jection strongly increases for gate-bias voltages above a critical value [73]. Hence,
this experiment allows to determine at which stressing voltage charge injection
into the a-SiN1.5:H starts to become significant. We assume that charge injection
into the SiO2 can be excluded, as was argued in Sec. 6.2.
Figure 6.4 shows the results for two TFTs with a-Si:H deposited at 50 MHz
and the two different insulator materials. We plotted ∆Vt versus Vg − V 0t , which
is proportional to the initial carrier density in the band-tail states n0bt (Eq. 6.4).
This accounts for the larger initial threshold voltage V0t in the case of the oxide
TFT. The curves in Fig. 6.4 follow a slightly different trend. However, since no
large deviations occur, we conclude that for both TFTs the threshold-voltage shift
results from defect creation in the a-Si:H, and charge injection into the nitride can
be excluded as relevant instability mechanism for Vg < 40 V.
For the following experiments the bias stress was fixed to a voltage of Vg=
25 V. This is equivalent to an initial band-tail carrier density of n0bt = 3.1 ×
1012 cm−2 for the nitride TFTs, and n0bt = 2.3 × 1012 cm−2 for the oxide TFT.
The stability of various TFTs was determined from stressing series with an
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Figure 6.4: Threshold-voltage shift of PECVD a-Si:H (50 MHz) TFTs, having different
gate insulators, after gate-bias stress at 40◦C for 1000 s with different voltages Vg.
increasing stressing time (t = 10 – 105 s), at various temperatures (T = 312 –
370 K). To facilitate an accurate comparison of TFTs with a small relative error in
the resulting stability parameters EA and kBT0, stressing series were performed
carefully with identical measurement procedures for all TFTs. Figure 6.5 shows
the results of the two samples with the a-Si:H deposited at discharge frequencies
of 30 MHz and 50 MHz. Respective results are obtained for the other samples.
The relative threshold-voltage shift ∆V relt (Eq. 6.7) is plotted versus the thermal-
ization energy Eth (Eq. 6.8). We used an ’attempt-to-break’ frequency of ν0 =
109 s−1 to achieve the best overlap of data sets from different stressing tempera-
tures. The stability parameters EA and kBT0 were obtained from fits of Eq. 6.9 to
∆V relt (Eth). The results are listed in Table 6.2.
A deviation between the derivative of the fitted curve and the experimental
data was observed for all samples. This could be slightly reduced by choosing
α > 1.5 in Eqs. 3.5 and 6.6. Since the same effect is observed for all samples this
has no significance for our conclusions.
The fit parameter kBT0 was in a range of 63 to 67 meV, with a relative error
estimated to be 1 meV. This value, which is the slope of the barrier-height distri-
bution for defect creation, is believed to be related to the ordering in the a-Si:H
channel material where defects are created (Sec. 3.3.1). Since also the Urbach
energy is related to the ordering, those two values can be expected to be related
or even identical. However, the Urbach energy, typically in the range of 50 to
55 meV, is clearly smaller than kBT0. An explanation could be that the latter is
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Figure 6.5: Relative threshold voltage shift versus thermalization energy (ν 0 = 109 s−1)
(top) and the derivative (bottom) for the 13.56 MHz and the 30 MHz PECVD a-Si:H
TFTs: Experimental data (symbols) and a least-squares fit (lines) with Eq. 6.9.
measured at the interface rather than in the bulk. The material there can have less
ordering than bulk material.
The field-effect mobility µFE is directly dependent on the conduction band-
tail slope Ec0. It was reported that µFE is also related to the valence-band-tail
slope Ev0 [153], with low mobilities for large values for Ev0. Hence, kBT0 and
µFE could be expected to be correlated, in the sense that TFTs with low values
of kBT0 have high mobilities. Such a correlation was observed when regarding a
wide range of kBT0 = 50 – 80 meV and µFE = 0.2 – 1.3 cm2/Vs [34]. Our data,
however, does not exhibit this correlation. TFTs with a high mobility even tend
to have larger kBT0’s. For the oxide TFT this is most obvious, exhibiting large
values for both µFE and kBT0.
A correlation between µFE and kBT0 can be disturbed by a parameter which
influences µFE but not kBT0 (or vice versa). We suggest the interface trap density
to be this parameter. In Sec. 5.6 we argued that the higher mobility of TFTs with
a-Si:H deposited at a higher discharge frequency and a lower power is due to the
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Figure 6.6: EA derived from VHF-PECVD a-Si:H TFTs (•), and a hot-wire a-Si:H TFT
(340◦C) () versus intrinsic compressive stress σi (left), and the position of the TO-like
mode ωTO, derived from Raman spectra of a-Si:H films.
lower density of interface traps, as related to softer plasma conditions. The high
mobility of the oxide TFT was attributed to a generally lower trap density, due to
a better plasma resistance of the SiO2 surface. The value of kBT0, in contrast, is
not expected to be influenced by the interface trap density.
The fit parameter EA was in a range of 0.916 – 0.929 eV, with a relative error
estimated to be around 0.005 eV. The higher EA in the case of the oxide TFT,
as compared to the nitride TFT with the same a-Si:H layer (50 MHz), can be
explained with the higher initial threshold voltage, hence the smaller density of
accumulated electrons. The influence of n0bt on EA will be studied in more detail
in Sec. 6.4.3.
For the nitride TFTs we studied the influence of the mechanical stress in the
a-Si:H on the values of EA. The left hand graph in Fig. 6.6 shows EA plotted
versus the intrinsic stress. A trend towards larger EA(higher stability) with smaller
compressive stress can be seen. The same trend is found when EA is plotted
versus the position of the TO-like peak as obtained from Raman spectroscopy.
This value was reported to shift to higher wavenumbers for larger compressive
stress [36]. This verifies the trend in the left hand graph.
The increasing TFT stability with decreasing compressive stress in a-Si:H
films agrees with the results as obtained for PECVD (13.56 MHz) a-Si:H TFTs as
reported in Ref. [34]. Absolute values for EA are generally ∼0.07 eV smaller in
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our case, which is due to the choice of a smaller ν0 (ν0 = 1010 s−1 in Ref. [34]).
A more detailed discussion of these results is given in Sec. 6.5.
6.4 Stability of TFTs with hot-wire silicon
This section treats the stability of bottom-gate TFTs incorporating silicon lay-
ers deposited by Hot-Wire CVD. The TFTs have either PECVD a-SiN1.5:H or
thermally grown SiO2 gate insulators. In addition, transistors with a hot-wire de-
posited a-SiNx:H layer (HWSiN1 in Table 4.1) gate dielectric are studied. An
overview over all devices is given in Table 6.3.
In the case of PECVD a-Si:H TFTs charge injection into the gate dielectric
does not play a role for moderate positive gate-bias. We checked this also for the
hot-wire TFTs by using variable gate-bias stress, the method used in the previous
section. Gate-bias stress up to 60 V was applied at a temperature of 40◦C. Fig-
ure 6.7 shows the results for hot-wire deposited TFTs with the three different gate
insulator materials.
Transistors with the hot-wire deposited nitride exhibit charge injection. This
can be seen from the strong increase of the threshold-voltage shift for stress volt-
ages above 10 V (dashed line). We suggest that this is due to a high defect density
in the nitride and the low band gap of this material. TFTs of this type are not
considered in the following stability study.
In the case of TFTs with HW a-Si:H deposited at 430◦C and a-SiN1.5:H as
gate insulator, stress voltages below 20 V result in a curve that coincides with the
curve of the TFT having the same a-Si:H but a SiO2 gate insulator. In analogy
with the results in Fig. 6.4, we suggest that defect creation in the a-Si:H dominates
in this regime. For stress voltages above 20 V, charge injection appears causing
the curve to deviate towards larger threshold-voltage shifts. This is remarkable
since the same gate nitride did not lead to charge injection when implemented in
TFTs with a PECVD a-Si:H layer (Fig. 6.4
Different explanations are possible: (1) During deposition of the a-Si:H the
hot-wire-CVD specific deposition conditions, e.g. the high flux of atomic hydro-
gen, could lead to creation of defects in the gate nitride. (2) The air break of a few
minutes can lead to oxidation of the a-SiN1.5:H. (3) The deposition temperature
for a-Si:H (430◦C) was higher than for the PECVD a-SiN1.5:H (400◦C). This can
result in out-diffusion of hydrogen and, thus, an increase of the defect density in
the nitride.
As we will substantiate in the following, we suggest explanation (3) to ex-
plain the charge injection. Explanation (1) is not likely, since we found no charge
Stability of thin-film transistors 103
Figure 6.7: Threshold-voltage shift of HWCVD a-Si:H TFTs, having different gate insu-
lators, after gate-bias stress at 40◦C for 1000 s with different voltages Vg.
injection for TFTs with hot-wire a-Si:H deposited at 340◦C. Considering possibil-
ity (2), transmission FTIR spectra revealed no modifications in a-SiN1.5:H films
or oxidation upon air exposure. As a cross check we also deposited TFTs with
both the a-Si:H and the a-SiN1.5:H deposited by PECVD at 250◦C and 400◦C, re-
spectively, and with an air break. Since these devices exhibit good characteristics
without charge injection, it is clear that a short air break does not lead to a deteri-
oration of the nitride. Possibility (3) seems likely, since a lower HWCVD a-Si:H
deposition temperature, as used for the 340◦C sample, yields TFTs exhibiting no
charge injection.
In the following we study the defect-creation kinetics, as has been done for the
PECVD a-Si:H TFTs in the previous section. This allows to derive the stability
parameters EA and kBT0, which in turn facilitates a comparison of the stability
of various hot-wire TFTs with each other, and with the PECVD a-Si:H TFTs. We
will discuss TFTs with nitride and oxide insulators separately and compare them
with each other afterwards.
6.4.1 TFTs with a silicon-nitride gate insulator
Gate-bias stress of 25 V was applied to nitride TFTs incorporating hot-wire a-
Si:H films deposited at temperatures of 340◦C and 430◦C (Table 6.3). The initial
band-tail carrier density n0bt, as calculated from Eq. 6.4, is approximately 3 ×
1012 cm−2 for both TFTs. It is slightly smaller for the 430◦C TFT, due to a higher
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HWCVD silicon a-Si:H a-Si:H a-Si:H het-Si:H
Ts (◦C) 340 430 430 510
Gate insulator a-SiN1.5:H SiO2
kBT0 (±1 meV) 63 67 65 65
EA (±0.005 eV) 0.937 >0.996 1.008 1.028
Table 6.3: Stability parameters of bottom-gate TFTs with HWCVD a-Si:H deposited at
different substrate temperatures. More TFT properties can be found in Table 5.2.
initial threshold voltage.
The TFT stability was determined from stressing series with increasing stress-
ing time at various temperatures, as done in Sec. 6.3. Figure 6.8 shows the re-
sulting ∆V relt versus Eth, and the derivative. Table 6.3 summarizes the fitting
parameters EA and kBT0.
For the 340◦C TFT the best overlap of data from stressing series at different
temperatures was obtained with ν0 = 109 s−1, the same value as for the PECVD
a-Si:H TFTs. In the case of the 430◦C TFT, the data overlap with ν0 = 109 s−1
is poor. However, we do not think that the choice of ν0 is wrong. Rather, we have
shown that charge injection contributes to ∆Vt (Fig. 6.7), which causes the Eth
concept to fail. This complicates the interpretation of the data.
From a plot of ∆Vt versus t (insert in Fig. 6.8) it can be seen that for short
times the temperature dependence is weak (see Fig. 6.2 for a comparison). This
indicates that charge injection dominates, which has a weaker temperature depen-
dence than defect creation in a-Si:H [136]. For large T and large t, on the other
hand, defect creation is assumed to dominate. Therefore, we fitted the data mea-
sured at the highest temperature (351 K) with Eq. 6.9. This resulted in EA =
0.996 eV, which we regard as a lower limit of the actual value. In spite of the poor
device stability we think that the a-Si:H film is more stable than the one deposited
at 340◦C. This will be verified by results from TFTs with SiO2 as gate insulator,
which is the subject of the next section.
6.4.2 TFTs with an oxide gate insulator
Hot-wire-silicon TFTs with two different silicon films, and with an oxide gate
insulator, were studied (Table 6.3). Firstly, amorphous silicon deposited at a
substrate temperature of 430◦C, which is the same material as used in nitride
TFTs (previous section). Secondly, heterogeneous silicon (het-Si:H) deposited at
510◦C.
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Figure 6.8: Relative threshold voltage shift (top) and the derivative (bottom) versus ther-
malization energy after gate-bias stress with Vg = 25 V. The insert shows the data versus
stressing time. The curves are fits of Eq. 6.9 to the ∆V relt data, with ν0 = 109 s−1.
Stressing series with Vg = 25 V were performed. We calculate an initial band-
tail carrier density of n0bt = 2.5× 1012 cm−2 and 3.0× 1012 cm−2, for the a-Si:H
and the het-Si:H TFT, respectively.
The resulting threshold-voltage shifts and the derivative data are shown in
Fig. 6.9. To obtain optimal overlap of data sets for T  380 K, ν0 = 109 s−1 was
used, the same value as for the previously studied TFTs.
Due to the high device stability, high stressing temperatures were required
to reach larger values for Eth. At this temperatures ∆V relt data tend to remain
below the curve of the data taken at T  380 K. This can be clearly seen in the
case of the het-Si:H TFT for the data obtained at T = 389 K. We explain this
phenomenon by defect annealing, which counteracts defect creation. Annealing
is expected to become significant at high temperatures due to the higher activation
energies (Sec. 3.3.2).
Since the kinetics of defect annealing are not taken into account in Eq. 6.9,
limited the stressing temperature to T  380◦C for fitting Eq. 6.9 to the data. EA
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Figure 6.9: Relative threshold voltage shift (top) and the derivative (bottom) versus ther-
malization energy after gate-bias stress with Vg = 25 V. The curves are fits of Eq. 6.9 to
the ∆V relt data, with ν0 = 109 s−1. A plasma-deposited (50 MHz) a-Si:H reference TFT
with is shown as ∗ and dashed curves.
reaches a high value of 1.028 eV in the case of the het-Si:H TFT.
The large EA’s represent the high stability of the hot-wire TFTs. This be-
comes clearly visible when comparing the results from the het-Si:H TFT with the
PECVD a-Si:H reference device (Fig. 6.9). The significance of an EA difference
of 0.1 eV for the two samples can be demonstrated by an example. Gate-bias
stress with 25 V for 16 hours at 20◦C (Eth = 0.8 eV as depicted by the arrow in
Fig. 6.9) causes virtually no threshold-voltage shift in the het-Si:H TFT, while a
shift of ∼4 V is found in the case of the PECVD reference device.
6.4.3 Gate-bias dependence
Due to differences in the initial threshold voltage and the insulator capacitance for
different TFTs, gate-bias stress with the same Vg results in different accumulated
charge densities n0bt. In order to investigate the influence of different n0bt on the fit
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Figure 6.10: Relative threshold-voltage shift derived from stressing series at T = 380 K
with various gate voltages on oxide TFTs with the a-Si:H deposited by HWCVD at
430◦C. Dashed lines are fits with Eq. 6.9. The insert shows the fitting parameter EA
versus the initial band-tail carrier density as calculated from the gate voltage (Eq. 6.4).
The dotted line indicates the trend as expected from Eq. 3.9.
parameter EA, we performed stressing series at T = 380 K with Vg in the range of
15 V to 40 V. The experiments were performed on devices with HWCVD a-Si:H
deposited at 430◦C and an SiO2 gate insulator.
Figure 6.10 demonstrates that with increasing gate bias, the stressing curves
shift towards smaller Eth. The insert in Fig. 6.10 displays EA as derived from fits
with Eq. 6.9. Clearly EA, the mean barrier height for defect creation, decreases
with increasing n0bt. This can be explained with an increase of ∆ with increasing
n0bt. As discussed in Sec. 6.2.2, ∆ is the barrier reduction due to carrier accumula-
tion (see Fig. 3.2). The dotted curve in the insert in Fig. 6.10 gives the logarithmic
trend, as predicted by Eq. 3.9.
In other word, with a larger Vg the Fermi level is shifted closer to the conduc-
tion band and the energy gain from an electron falling into a defect-creation site
is larger. Hence, the energy barrier is lower [7]. This demonstrates that for an
accurate comparison of the TFT stability, EA has to be corrected for the different
n0bt. However, in our case such corrections would be smaller than the differences
between individual TFTs.
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6.5 Conclusions
We summarize the results of this chapter as follows:
• For a-Si:H TFTs the threshold-voltage shift after moderate positive gate-
bias stress is due to defect creation in the silicon. For both PECVD and
HWCVD a-Si:H TFTs it can be described according to the ’thermalization-
energy concept’ [54]. Therefore, ∆V relt is fitted with a stretched hyperbola
(Eq. 6.9) using an ’attempt-to-break’ frequency of ν0 = 109 s−1.
• Charge injection into the nitride gate insulator occurs in TFTs in which
HWCVD a-Si:H was deposited at a higher substrate temperature than the
gate nitride.
• For plasma a-Si:H TFTs the mean activation energy for defect creation EA
of around 0.92 eV correlates with the mechanical stress in a-Si:H films:
High compressive stress results in small values for EA.
• For hot-wire deposited TFTs high silicon deposition temperatures yield
high values for EA, thus, a high stability. The highest stability (EA ≈
1.03 eV) was achieved for HWCVD het-Si:H TFTs. These TFTs also have
a high field-effect mobility of around 1.2 cm2/Vs.
Figure 6.11 summarizes the stability parameter EA for all TFTs that have been
studied in this work. From this plot, a trend towards higher EA for higher tempera-
tures is obvious. It is tempting to relate the improved stability to the low hydrogen
content in films prepared at high deposition temperatures. A small CH might be
beneficial for the a-Si:H stability, since it was proposed that hydrogen plays an
important role in the Staebler-Wronski effect [52,154,60]. This correlation has
been made for a study on PECVD and HWCVD a-Si:H with CH varying over
two orders of magnitude [24]. Indeed, we obtained the highest stability for the
silicon with the lowest CH, namely, the het-Si:H with only 2 at.% H (Table 3.2).
However, we found clearly different stabilities for hot-wire a-Si:H deposited at
340◦C and 430◦C, having a similar CH of approximately 8 at.% (Table 3.2). This
is in contradiction to a direct correlation of CH and the stability. We suggest that
another parameter must be the key parameter governing the silicon stability.
For a-Si:H films deposited by VHF-PECVD at 250◦C having all approxi-
mately the same CH, we showed that a higher stability is related to a lower me-
chanical (compressive) stress in the silicon (Fig. 6.6). Also hot-wire a-Si:H de-
posited at 340◦C fits into this trend, as it exhibits the highest EA and the lowest
compressive stress (’s in Fig. 6.6). We conclude that for these layers the silicon
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Figure 6.11: Overview of the stability parameterEA versus the silicon deposition temper-
ature for TFTs with hot-wire silicon and a-SiN1.5:H () or SiO2 () as the gate insulator,
or with plasma a-Si:H and a-SiN1.5:H (◦) or SiO2 (∗) as the gate dielectrics. For the
determination of EA, Eq. 6.9 with ν0 = 109 s−1 was used. The parameter kBT0 is in a
narrow range of 62 – 67 meV and the field-effect mobility is≥0.5 cm 2/Vs for all TFTs in
this diagram. The hot-wire TFTs deposited at the highest temperatures reach mobilities
of 1.2 – 1.5 cm2/Vs. The dashed line serves as a guide to the eye.
network structure, rather than the CH, is relevant. It was argued [34] that the in-
trinsic stress in a-Si:H is correlated to the density of short Si–Si bonds located in
the valence-band tail, and being the precursors for defect creation.
However, the simple correlation of high stability with low compressive stress
cannot explain the superior stability of a-Si:H deposited by HWCVD at high sub-
strate temperatures, since we found an increasing compressive stress with increas-
ing deposition temperature (Table 3.2), which is in line with the finding of others
[35]. Thus, both EA and the compressive stress increases with deposition temper-
ature, which is the opposite to what was found in the case of the plasma-deposited
a-Si:H films.
We propose that a higher degree of network relaxation explains the higher
stability of a-Si:H films. It can be expected that a more relaxed Si network in
a configuration with a lower (potential) energy is obtained at higher deposition
temperatures. In the configuration diagram of Fig. 3.2 this means an energetically
lower position of the ’annealed state’, which is equivalent to a higher barrier,
hence a larger EA. A higher degree of relaxation implies also a higher degree
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of network ordering, e.g. an improved Medium-Range Order (MRO) [155]. This
was postulated in Refs. [155,66]. The fact that highly stable films are obtained by
HWCVD at rather high deposition rates, around 1 nm/s in our case, suggests that
the network relaxation occurs predominantly in the bulk or the sub-surface region
of the growing film, rather than at the film surface.
Following our argumentation, the deposition temperature cannot be the only
parameter influencing the MRO, since different stabilities are obtained for the
PECVD a-Si:H TFTs, all deposited at 250◦C. This might be due to slightly differ-
ent gas phase reactions and different ion-bombardment energies and densities, as
consequence of the different plasma parameters. The correlation of EA with the
intrinsic stress might be a secondary effect, based an a correlation of the mechan-
ical stress with the MRO in these films.
However, a more relaxed Si network is not in general associated with a certain
trend in the mechanical stress. In the case of hot-wire films, for example, a differ-
ent trend was found than for the plama films. An explanation might be the differ-
ent mechanism of stress generation in the hot-wire process, as compared to plasma
deposition. While the ion bombardment is thought to be responsible for the gener-
ation of compressive stress in PECVD a-Si:H (see Sec. 3.4 for a discussion), in the
case of HWCVD hydrogen diffusion into the rigid silicon network might be the
mechanism. This mechanism has been proposed to be responsible for compressive
stress in a-Si:H films deposited with a remote hydrogen plasma technique [156],
for which the key features are similar to that in HWCVD [157], i.e. the absence
of ion bombardment and the abundance of atomic hydrogen. Higher compressive
stress for high deposition temperatures (exhibiting a maximum around 400◦C)
was found in Ref. [156], comparable to the trend in our hot-wire films.
The optimum deposition temperature for HWCVD is substantially higher than
for PECVD. Thermodynamic considerations showed [38] that a-Si:H with the
lowest stable defect density are expected to be deposited at temperatures around
300◦C. As was argued, at lower temperatures the hydrogen mobility is too low,
whereas for higher temperatures the hydrogen can leave the film, both leading
to deposition of films with inferior material properties. Indeed, it was reported
that the most stable PECVD a-Si:H TFTs were obtained with a-Si:H deposition
temperatures around 300◦C [158,34]. We showed that the stability can be even
improved by using HWCVD with deposition temperatures of 400 – 500◦C.
To conclude, we have strong evidence that neither the hydrogen content nor
the intrinsic stress are the key parameters controlling the stability of a-Si:H. Rather,
we suggest that an improved lattice relaxation, yielding a higher MRO, accounts
for the improved stability of silicon films. We ascribe the improved stability of
hot-wire silicon that has been deposited at high temperatures to the improved
Stability of thin-film transistors 111
MRO in those films. Most notably, an effective hydrogenation during film growth
[83] allows to deposit device-quality silicon films at high temperatures yielding
TFTs with both a high field-effect mobility and a superior stability.

7 Summary
Hydrogenated amorphous silicon (a-Si:H) is an important semiconductor mate-
rial for thin-film applications. Due to the possibility to deposit homogeneous
films over large areas and at low substrate temperatures it can be used for various
electronic applications on large glass or plastic substrates, e.g. in thin-film solar
cells or thin-film transistors (TFTs). TFTs are widely applied as pixel-addressing
elements in large-area electronics, such as active-matrix liquid-crystal displays.
The gate insulator in these devices is commonly silicon nitride (a-SiNx:H), which
can be deposited by plasma techniques at low temperatures. Silicon-nitride layers
are, furthermore, widely used for numerous semiconductor applications, e.g. as
passivation layer.
To improve the device performance of large-area applications and reduce the
production costs, the development of better a-Si:H and a-SiNx:H films and the
study of new deposition methods are of vital interest. A great challenge is to
improve the electronic properties of films, thereby, increasing the deposition rate
and reducing the deposition temperature.
Amorphous-silicon TFTs suffer from a threshold-voltage shift upon prolonged
gate-voltage application. This is a consequence of the metastability of a-Si:H. At
moderate positive gate voltages dangling bonds with states in the band gap are cre-
ated in the a-Si:H channel. Thermal annealing above 150◦C reduces their density
to the initial value and leads to a reversal of the threshold-voltage shift. Since the
discovery of a-Si:H metastability in 1977 this phenomenon has been studied ex-
tensively. The microscopic mechanism of defect creation and annealing, however,
is still not understood.
This work addresses the development and the study of silicon-based TFTs
with a high stability. Therefore, a-Si:H and a-SiNx:H films have been deposited
with new techniques, alternative to the commonly used radio-frequency Plasma-
Enhance Chemical Vapor Deposition (rf-PECVD) with a discharge frequency of
13.56 MHz. For Very High Frequency (VHF) PECVD we used frequencies in
the range of 13.56 – 70 MHz. Furthermore, we deposited layers by Hot-Wire
Chemical Vapor Deposition (HWCVD), utilizing heated tantalum or tungsten fil-
aments to decompose the source-gas molecules catalytically. Both techniques
VHF-PECVD and HWCVD were used to deposition a-Si:H and a-SiNx:H films.
Amorphous-silicon films were deposited by VHF-PECVD in the ’dust free’
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α regime at a substrate temperature of 250◦C and at a deposition rate around 0.2
nm/s. These layers have a compact structure and suitable properties for electronic
devices. HWCVD a-Si:H films were deposited from pure silane (SiH4) at sub-
strate temperatures in the range of 250 – 430◦C. High deposition rates in the range
of 0.8 – 1.7 nm/s have been achieved. The structural and electronic properties of
these layers improve with increasing temperature. In addition, heterogeneous sil-
icon layers (het-Si:H) were deposited by diluting the silane with hydrogen (H2).
The substrate temperatures was in the range of 450 – 510◦C. Heterogeneous sili-
con contains crystallites embedded in an amorphous matrix.
Silicon-nitride layers were deposited with substrate temperatures of 340 –
430◦C, using silane and ammonia (NH3) as source gas. N-rich layers (a-SiN1.5:H)
are obtained by VHF-PECVD. These layers have a wide optical band gap above
5 eV and electronic properties that make them suitable for application as gate in-
sulator in TFTs, such as a low trap density and a breakdown field strength above
4 MV/cm.
Hot-wire deposited a-SiNx:H were developed to be applied as gate insula-
tor in ’All-Hot-Wire TFTs’, with all silicon-based layers deposited by HWCVD.
Furthermore, such a-SiNx:H layers are promising for passivation purposes, since
not ion bombardment is present during the deposition. Energetic ions, as present
during plasma deposition, can damage the structure to be passivated.
We identified two deposition regimes: At ammonia/silane flow-rate ratios less
than 60, layers are compact and inert under ambient conditions. We obtained such
layers with a composition of N/Si ≈ 1.35, a hydrogen content of 10 at.%, and an
optical band gap around 4.1 eV. The electronic properties are promising, however,
a further reduction of the trap density is needed. We assigned the trap states to Si–
Si bonds or Si dangling bonds in the network. In contrast to inert layers, porous
layers adsorb gas species from the ambient. They are deposited at ammonia/silane
flow-rate ratios 60. Infrared-absorption spectra showed that post-deposition ox-
idation occurred. Composition depth profiles revealed that oxygen penetrates the
entire layer of a few hundred nanometer thickness. Cross-sectional transmission
electron microscopy images show that layers have an inhomogeneous structure
with spherical voids of the size of a few nanometers. Double layers with a dense
a-Si:H film deposited on top of a porous nitride layer before exposure to air could
prevent the post-deposition oxidation.
We implemented a-Si:H films in bottom-gate TFTs with an inverted-staggered
electrode configuration. Numerical modeling of the transfer characteristics of
such TFTs was performed, based on a defect distribution in the a-Si:H accord-
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ing to the defect-pool model. The modeling allowed to correlate TFT properties
with the silicon properties.
Transistors with plasma-deposited a-Si:H and a-SiN1.5:H have state-of-the-art
characteristics. The threshold voltage is around 2 V and the field-effect mobility
is in the range of 0.6 – 0.7 cm2/Vs. We showed that the plasma silicon can be re-
placed by a-Si:H deposited by HWCVD at 340◦C. These devices have properties
that are comparable with those of the plasma a-Si:H TFT, thereby the deposition
rate is seven times higher than that of the plasma layers.
TFTs with HWCVD silicon films deposited at larger temperatures (430 –
510◦C) had higher field-effect mobilities. In these devices SiO2 was implemented
as gate insulator. The highest mobilities, 1.2 – 1.5 cm2/Vs, were reached for het-
Si:H TFTs. In TFTs with a-SiN1.5:H instead of SiO2 as gate insulator, the nitride
properties deteriorated upon deposition of the silicon, due to the high temperature.
Furthermore, we implemented hot-wire-deposited Poly2 silicon layers in top-
gate TFTs. In these transistors the channel is located in the surface region of a
0.75 – 1.5 µm thick polycrystalline-silicon layer. Preliminary TFTs reached a
mobility of 4.7 cm2/Vs.
A proof-of-concept for an ’All-Hot-Wire TFT’, with both the a-Si:H and
the a-SiNx:H deposited by HWCVD, was presented. A field-effect mobility of
0.3 cm2/Vs was obtained. For improving the TFT stability, further work is need
to reduce the trap-state density in the nitride.
The stability of various a-Si:H TFTs was investigated by applying constant
gate-bias stress of 25 V at temperatures of 20 – 110◦C and times of 10 – 105s. The
threshold-voltage shift resulting from these stress treatments is ascribed to defect
creation in the amorphous silicon. This finding is based on the study of ambipolar
TFTs and on gate-bias dependent stressing experiments. For some TFTs charge
injection into the gate insulator was observed. These devices were excluded from
the stability study.
We determined the defect-creation kinetics by measuring the threshold-voltage
shift obtained at different stressing temperatures and times, and merging the data
to one data set as a function of the ’thermalization energy’. This scheme was
described by DEANE and co-workers. The kinetics follow a stretched hyperbola,
which results from an dispersive process with an exponential barrier distribution
for defect creation. A fit yields two parameters: kBT0 is the slope of the barrier
distribution, with values of (65 ± 3) meV for all TFTs in this stability study. The
second parameter, EA, is interpreted as the ’mean activation energy for defect cre-
ation’. We used this parameter for a comparison of the stability of various a-Si:H
TFTs. For plasma a-Si:H TFTsEA were around 0.92 eV and were correlated with
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the mechanical stress in silicon films: A high value for EA, thus a high stability,
is related to a low compressive stress.
For HWCVD a-Si:H the stability clearly increases with increasing deposition
temperatures. The highest value being around 1.03 eV is obtained for het-Si:H,
deposited at 510◦C.
From these results we concluded that the stability of amorphous silicon is
determined by the grade of network relaxation. Higher deposition temperatures
result in a more efficient relaxation of the amorphous network. This can be as-
sociated with a higher medium-range order. In the case of the plasma-deposited
a-Si:H films deposited at one temperature, the relation between EA and compres-
sive stress may be a secondary effect, with the mechanical stress being related to
the network ordering. Hot-wire CVD appears to be an ideal method to deposit
highly stable films, since a rather high temperature is combined with an effective
hydrogenation, resulting in a-Si:H film with a low and stable defect density.
Appendix
Defect statistics
Occupancy functions for silicon dangling bonds in thermodynamic equilibrium [159]:
fD+(E) =
1
Z
fD0(E) =
2
Z
· exp(−E − Ef
kBT
)
fD−(E) =
1
Z
· exp(−2E + U − 2Ef
kBT
)
Z = 1 + 2 exp(−E − Ef
kBT
) + exp(−2E + U − 2Ef
kBT
)
Plotted for a-Si:H with a bandgap of Eg = 1.8 eV, Ef = 0.95 eV (dotted line),
and U = 0.2 eV, at T = 300 K:
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Model parameters for a-Si:H
Mobility gap Eg = 1.8 eV
Intrinsic Fermi level Ef,0 = 0.95 eV
Electron mobility µe = 10 cm2/Vs
Effective density-of-states at Ec Nc = 7.5 × 1019 cm−3
Conduction-band tail
Density at Ec gc1 = 3 × 1021 cm−3eV−1
Density 55 meV below Ec gc2 = 1 × 1021 cm−3eV−1
Characteristic energy Ec0 = 30 meV
Valence-band tail
Density at Ev gv1 = 1.5 × 1021 cm−3eV−1
Density 34 meV above Ev gv2 = 1 × 1021 cm−3eV−1
Characteristic energy Ev0 = 50 meV
Defects
Dn-peak density in intrinsic a-Si:H Dn,0 = 2 × 1016 cm−3
Dp-peak density in intrinsic a-Si:H Dp,0 = 2 × 1016 cm−3
Di-peak density in intrinsic a-Si:H Di,0 = 1016 cm−3
Separation of D+p and D−n ∆ = 0.45 eV
Width of defect peaks σ = 0.19 eV
Correlation energy U = 0.2 V
Exponential pre-factor for Dn βn = 10 eV−1
Exponential pre-factor for Dp βp = 10 eV−1
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Samenvatting
Gehydrogeneerd amorf silicium (a-Si:H) is een belangrijk halfgeleider materi-
aal voor dunne-film toepassingen. Door de mogelijkheid om homogene films
over grote oppervlakten en bij een lage substraattemperatuur te deponeren, is het
geschikt voor een groot aantal elektronische toepassingen op grote glas- of plas-
tic substraten. Het wordt bijvoorbeeld gebruikt voor dunne-film zonnecellen en
dunne-film transistors (TFTs). TFTs worden in het algemeen gebruikt als schake-
laar om pixels in elektronische circuits op grote oppervlakten aan te sturen, zoals
in platte AMLCD beeldschermen (Active-Matrix Liquid Crystal Displays). De
isolatielaag tussen silicium en gate-metaal in deze transistors is vaak silicium-
nitride (a-SiNx:H), dat met plasmatechnieken bij een lage temperatuur gedepo-
neerd kan worden. a-SiNx:H wordt verder op grote schaal gebruikt als die¨lek-
trisch materiaal voor verschillende halfgeleider toepassingen, bijvoorbeeld als
passivatielaag.
Om de eigenschappen van dit soort toepassingen te verbeteren en de produc-
tiekosten te verminderen, is de ontwikkeling van betere a-Si:H en a-SiNx:H lagen
en het bestuderen van nieuwe depositiemethoden van essentieel belang. Het is
een grote uitdaging om de elektronische materiaaleigenschappen te verbeteren,
en tegelijkertijd de depositiesnelheid omhoog en de depositietemperatuur omlaag
te brengen.
TFTs gemaakt van amorf silicium tonen een verschuiving van de drempelspan-
ning als een langdurige gate-spanning wordt aangelegd. Dit is een gevolg van
de metastabiliteit van a-Si:H. In het geval van een matig positieve gate-spanning
ontstaan losse siliciumbindingen (dangling bonds) in het a-Si:H kanaal, waarvan
de elektronische toestanden zich in de bandgap bevinden. Door uitstoken bij een
temperatuur boven 150◦C wordt het aantal van zulke defecten weer verminderd
tot de initie¨le waarde, wat een inversie van de drempelspanning-verschuiving tot
gevolg heeft. Sinds de ontdekking van de metastabiliteit van a-Si:H in het jaar
1977 wordt dit verschijnsel grondig bestudeerd. Het microscopische mechanisme
voor defectcreatie en het herstel van bindingen is echter nog niet begrepen.
Dit proefschrift behandelt de ontwikkeling en studie van TFTs met een hoge
stabiliteit, gebaseerde op silicium. Daarvoor zijn a-Si:H en a-SiNx:H lagen mid-
dels alternatieve technieken gedeponeerd, vergeleken met de in het algemeen ge-
bruikte chemische damp depositie waarbij gebruik gemaakt wordt van een plasma
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bij een frequentie van 13.56 MHz. Wij gebruiken hogere frequenties in het spec-
trum van 13.56 tot 70 MHz (VHF-PECVD). Een relatief nieuwe techniek is de
hete-draad chemische damp depositie (HWCVD). Daarbij wordt gebruik gemaakt
van gasontleding door een katalytische reactie aan hete draden van wolfraam of
tantaal. Wij gebruiken de twee genoemde technieken om e´n a-Si:H e´n a-SiNx:H
lagen te deponeren.
Lagen van amorf silicium zijn gedeponeerd middels VHF-PECVD in het ’stof
vrije’ α regime met een substraattemperatuur van 250◦C en een depositiesnelheid
van 0.2 nm/s. Deze lagen hebben een compacte structuur en zijn geschikt voor
elektronische toepassingen. Hete-draad lagen zijn gemaakt gebruikmakend van
puur silaangas (SiH4) bij substraattemperaturen in een bereik van 250 – 510◦C.
Er werden hoge depositiesnelheden van 0.8 – 1.7 nm/s behaald. De structurele
en elektronische eigenschappen van deze lagen verbeteren met toenemende tem-
peratuur. Bovendien hebben wij heterogeen silicium (het-Si:H) bij temperaturen
tussen 450 en 510◦C gedeponeerd door het silaangas met waterstofgas te verdun-
nen. Lagen van heterogeen silicium zijn amorf met ingesloten kristallieten.
Lagen van silicium-nitride zijn gedeponeerd met substraattemperaturen tussen
340 en 430◦C door het gebruik van silaangas en ammoniakgas (NH3). Stikstofri-
jke lagen (a-SiN1.5:H) zijn gemaakt middels VHF-PECVD. Deze lagen hebben
een brede bandgap (5 eV) en elektronische eigenschappen die geschikt zijn voor
de toepassing als isolatielaag in TFTs, zoals een lage dichtheid van traps voor lad-
ingsdragers en een doorslag-veldsterkte van meer dan 4 MV/cm.
Hete-draad gedeponeerde nitridelagen zijn bedoeld voor de toepassing als
isolatielaag in ’All-Hot-Wire-TFTs’, waarin alle lagen die silicium bevatten met
HWCVD zijn gedeponeerd. Zulke lagen zijn bovendien veelbelovend voor passi-
vatie-doeleinden, omdat er geen ionen-bombardement aanwezig is tijdens de de-
positie. Energierijke ionen, zoals aanwezig in depositietechnieken die een plasma
gebruiken, kunnen de te passiveren structuren beschadigen.
Twee depositieregimes konden worden geı¨dentificeerd: lagen, die met een
gasstroom-verhouding van ammoniak en silaan van lager dan 60 zijn gemaakt,
zijn compact en inert aan lucht. Zulke lagen hebben een samenstelling van N/Si
≈ 1.35, een waterstofconcentratie van 10 atomair % en een optische bandgap van
4.1 eV. De elektronische eigenschappen zijn veelbelovend, een verdere vermin-
dering van de trap dichtheid is echter noodzakelijk. Wij schrijven deze traps toe
aan Si–Si bindingen of Si dangling bonds. In tegenstelling tot inerte lagen adsor-
beren poreuze lagen moleculen van het omgevende gas. Zulke lagen worden gede-
poneerd met een ammoniak/silaan verhouding 60. Infrarood-absorptiespectra
tonen aan dat deze lagen bij blootstelling aan lucht oxideren. Diepte-opgeloste
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concentratieprofielen laten zien dat zuurstof de hele laag, met een dikte van enkele
honderden nanometers, doordringt. Op de afbeelding van een dwarsdoorsnede van
zo’n laag middels transmissie-elektronenmicroscopie is een inhomogene struc-
tuur met bolvormige, enkele nanometers grote blazen te zien. We concluderen,
dat waterdamp door de laag heen dringt. Dubbellagen met een compacte a-Si:H
laag, gedeponeerd op een poreuze nitridelaag alvorens het blootstellen aan lucht,
zijn inert.
We hebben TFTs van amorf silicium met een contactconfiguratie met de gate-
contact onder de isolatielaag en de source- en drain-contacten boven op de silici-
umlaag gemaakt. Bovendien werden numerieke simulaties van de stroom-karakte-
ristieken van zulke TFTs uitgevoerd. Deze simulaties zijn gebaseerd op een
verdeling van defecttoestanden in de bandgap van het silicium, zoals beschreven
in een theoretisch model (’defect-pool model’). Door middel van de simulaties
was het mogelijk om TFT-eigenschappen in verband te brengen met de eigen-
schappen van de siliciumlaag.
Transistors met plasma-gedeponeerde a-Si:H en a-SiN1.5:H hebben eigen-
schappen, die niet onder doen voor huidige technologische toepassingen. De
drempelspanning is ongeveer 2 V en de veldeffect-mobiliteit heeft een waarde
tussen 0.6 en 0.7 cm2/Vs. We hebben laten zien, dat de siliciumlaag kan worden
vervangen door a-Si:H gedeponeerd met HWCVD bij 340◦C. Deze transistors
hebben eigenschappen die vergelijkbaar zijn met die van plasma a-Si:H TFTs,
terwijl het silicium met een zevenmaal hogere groeisnelheid is gegroeid.
TFTs met HWCVD siliciumlagen gedeponeerd bij een hogere temperatuur
(430 – 510◦C) en SiO2 als isolatielaag hebben hogere veldeffect-mobiliteiten. De
hoogste mobiliteiten van 1.2 – 1.5 cm2/Vs zijn bereikt door het-Si:H TFTs. In
TFTs met a-SiN1.5:H i.p.v. SiO2 verslechterden de eigenschappen van het nitride
tijdens de depositie van het silicium, als gevolg van de hoge depositietemperatuur
van het silicium.
Verder hebben we HWCVD-gedeponeerde Poly2 siliciumlagen in top-gate
TFTs geı¨mplementeerd. In deze transistors is het kanaal gelegen in het kristal-
ijne oppervlak van 0.75 – 1.5 µm dikke Poly2-lagen. Eerste TFTs bereiken een
mobiliteit van 4.7 cm2/Vs.
Wij hebben ook laten zien, dat transistors, waarvoor alle silicium-bevattende
lagen met HWCVD zijn gedeponeerd, gemaakt kunnen worden. TFTs waarvan
e´n de siliciumlaag e´n de nitridelaag zijn gedeponeerd met HWCVD hebben een
veldeffect-mobiliteit van 0.3 cm2/Vs. Om de TFT-stabiliteit te verbeteren, moet
het aantal traps in dit soort nitride verder omlaag worden gebracht.
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De stabiliteit van verschillende a-Si:H TFTs werd onderzocht door een gate-
spanning van 25 V aan te leggen bij een temperatuur tussen 20 en 110◦C met een
tijdsduur van 10 – 105 s. De verschuiving van de drempelspanning als gevolg van
deze stressbehandeling hebben we toegeschreven aan het ontstaan van defecten
in het amorf silicium. Deze bevinding is gebaseerd op de studie aan ambipolaire
TFTs en op gate-spanning-afhankelijke stressexperimenten. Voor enkele soorten
transistors werd injectie van ladingsdragers in de isolatielaag waargenomen. Deze
transistors werden uitgesloten van de stabiliteitsstudie.
We hebben de kinetica van defectcreatie beschreven door de verschuiving van
de drempelspanning als functie van tijd en temperatuur te meten en samen te voe-
gen tot e´e´n verzameling van gegevens als functie van de zogenoemde thermaliza-
tion energy, zoals beschreven door DEANE et al. De kinetica volgt een ’uitgerekte
hyperbool’, resulterend uit een exponentie¨le verdeling van energie barrie`res voor
defectcreatie. Een fit levert twee parameters op: kBT0 is de helling van de verdel-
ing van barrie`res, en heeft een waarde van (65 ± 3) meV voor alle TFTs in deze
stabiliteitsstudie. De tweede parameter, EA, wordt geı¨nterpreteerd als de gemid-
delde activeringsenergie voor defectcreatie en gebruikt om de stabiliteit van ver-
schillende transistors te vergelijken. In het geval van plasma a-Si:H TFTs vonden
wij een typische waarde van ongeveer 0.92 eV. EA is gecorreleerd met de mecha-
nische stress in de siliciumlaag: een grote waarde vanEA, dus een hoge stabiliteit,
is gecorreleerd met een lage comprimerende stress.
In het geval van HWCVD a-Si:H TFTs neemt de stabiliteit duidelijk toe met
toenemende depositietemperatuur. De hoogste waarde van ongeveer 1.03 eV werd
bereikt met het-Si:H, gedeponeerd bij 510◦C.
We concluderen dat de stabiliteit van amorf silicium afhangt van de mate van
roosterrelaxatie. Hogere depositietemperaturen laten een efficie¨ntere relaxatie van
het amorfe netwerk toe. Dit kan vergezeld gaan met een betere roosterordening
op middellange afstanden. In het geval van lagen die met plasma depositie zijn
gemaakt bij e´e´n temperatuur, zou de correlatie tussen comprimerende stress en
stabiliteit een indirect gevolg kunnen zijn van de netwerk relaxatie.
HWCVD blijkt een ideale methode te zijn om a-Si:H lagen met een zeer hoge
stabiliteit te deponeren, omdat een relatief hoge depositietemperatuur samen met
een effectieve passivering met waterstof mogelijk is. Dit leidt tot materiaal met
een lage en stabiele defectdichtheid.
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